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PREFACE
This is the third in a series of quarterly technical reports on the
development of the Nimbus-B Solar-Conversion Power Supply Sub-
system for the Nimbus Meteorological Satellite. This project is
being conducted by the Astro-Electronics Division ( hereafter called
AED ) of RCA for the NationalAeronautic s and Space Administration
( NASA ) under Contract No. NAS5-9668. The present report covers
the work accomplished during the period from March 1966 through
May 1966.
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SECTION i
SYSTEMS CONSIDERATIONS
During the third quarter, the systems engineering effort consisted mainly
of providing a detailed electrical definition of some of the power subsystem
components and investigating power subsystem operation during critical per-
formance periods. The solar cell series-parallel configuration was defined and
a comparison between the F-3 measured solar-array performance and the pre-
dicted F-4 solar-array performance was made. Power supply subsystem oper-
ation with Gulton batteries was defined, and a launch mode investigation was
conducted to provide an estimate of subsystem performance during the launch
and the initial orbits. A power supply subsystem telemetry compendium was
prepared, which summarizes the design of the various telemetry circuits.
Power dissipation in the electronics and battery modules was estimated for the
expected minimum and maximum spacecraft load profiles. Recommendations
for auxiliary load switching arrangement and resistance values were made, and
ttie reduction in electronics and battery module power dissipation with the use of
auxiliary loads was determined. A summary of the shunt losses in the power
subsystem was prepared, and, finally, the status of the performance specifica-
tions for the power subsystem, electronics module, and battery module was
described.
Since the last report 1, the use of a battery tap circuit to aid in blowing fuses and
the incorporation of __n a_L×i!i_ry load controller supplied by General Electric
Co. (GE), Valley Forge, Pa. have been specified. These changes are reflected
in a revised functional block diagram of the power subsystem, shown in Figure
1.
A. SOLAR ARRAY
1. Solar-Cell Series-Parallel Configuration
The results of the subsystem analysis reported in the last Quarterly
Technical Report, show that the solar array operating point during the last few
months of a one-year lifetime is within a few watts of the array maximum-power
point during most of the daytime portion of each orbit. The array model used
in the analysis is the Nimbus "A" solar array. Based on the near-optimum
1 Nimbus-B Solar-Conversion Power Supply Subsystem, Quarterly Technical
Report No. 2, March 31, 1966
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Power Supply Subsystem,
Block Diagram
performance of the array in the analysis, it is recommendedthat the Nimbus
"A" solar cell series-parallel configuration2be adoptedfor use with the Nimbus-
B power subsystem. This recommendationapplies whether or not anRTG con-
tributes power to the regulated bus line.
2. Output Characteristic of Nimbus-B Solar Array
As a result of the decision to use the F-3 solar platforms with the
Nimbus-B power subsystem, it is necessary to compare the F-3 array charac-
teristics with those previously used to evaluate subsystem performance.
The solar array I-V curve used for the Nimbus-B performance analyses is a
series-parallel multiplication of the mean solar cell I-V curve previously de-
scribed 3. This solar cell I-V curve is based on measured data obtained from
the F-4 modules. The array I-V curve, synthesized from the basic module
data and degraded to account for wiring loss, blocking diode loss, and 4-percent
reduction of short-circuit current due to UV damage, is shown by the dashed
curve in Figure 2. This curve applies to AMO conditions at +40°C, beginning
of life.
The F-3 array I-V curve, shown by the solid curve in the Figure 2, is obtained
from R. Devaux 4. Before plotting the referenced I-V curve in Figure 2, the
current data were reduced 4-percent to correspond to the curve constructed
from the F-4 module data. A correction was made for the series resistance
effect of 20 feet of test leads (0.044 ohm), and a voltage translation to correct
Devaux's 41°C I-V curve to 40°C was applied.
The similarity of the two array I-Y curves is obvious. The short-circuit
currents differ by 30 milliamperes and the open-circuit voltages differ by 70
millivolts. The maximum difference between the two curves is 1.5-percent of
current, with the F-3 array apparently having a slightly greater current capa-
bility in the range of expected operating voltages.
Based on the preceding comparison of the F-3 and F-4 array I-V curves, the
energy balance calculations and performance predictions for the power supply
with the F-4 array are applicable to the Nimbus-B power supply subsystem with
the F-3 array. An additional systems investigations is not anticipated as a
result of using the F-3 array.
2 ,, Solar Cell Arrangement" (NOS), RCA Drawing 1756473.
3Quarterly Technical Report No. 1.
4R. Devaux, "F-3 Nimbus Solar Platforms, Final Report," SP-IMS-645,
Figure 20, Curve 2.
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B. POWERSUBSYSTEM PERFORMANCE WITH GULTON CELLS
The effect on the Nimbus-B power subsystem of using Gulton cells instead
of GE cells in the battery modules has been investigated, as recommended 5.
Since only cells having the required capacity of 4.5 ampere-hours will be pur-
chased from Gulton, the same depths of discharge will be encountered with the
Gulton cells in the subsystem as with the GE cells. A battery with a 15-percent
depth of discharge at 35°C after 9 months of orbital operation corresponds to
an average load of approximately 200 watts on the regulated bus during satellite
eclipse. A greater load can be supported with a 15-percent discharge at lower
battery temperatures and earlier in the orbital lifetime. Therefore, the cell
end-of-discharge voltage versus cycle life curves previously shown 6 are appro-
priate for use in determining the least negative value of unregulated bus voltage
for typically heavy loads.
5 p. Parzen, "Design Review Report," December 27, 1965.
6H. Thierfelder, "Nimbus-B Battery, Gulton Cell Test Results at Crane,
NB-SP-062, February 23, 1966, Figure 4.
6
The following considerations were investigated in comparing the Gulton and GE
cell performance:
1. End-Of-Discharge Voltage
The Gulton cell end-of-discharge voltage at 35°C for 9 months of
operation (approximately 3650 cycles) is 1. 163 volts 7. The 23-cell battery
voltage is -26.8 volts and the unregulated bus voltage is -26.35 volts (-26.8
+0.45). Since the voltage is for a 15-percent depth of discharge (200-watt load),
the unregulated bus voltage will probably be less negative for regulated bus loads
greater than 200 watts, and poor regulation will result for the greater loads.
With a battery at 15°C or 25°C, the 9-month end-of-discharge voltage willbe sev-
eral tenths of a volt greater than withthe battery at 35°C, and it is anticipatedthat
the unregulated bus voltage will be more negative than -26.0 volts for the maxi-
mum spacecraft average load (232 watts).
Extrapolation of the Crane data to a 1-year satellite lifetime shows that it is not
possible to achieve the required -26.0 unregulated bus voltage, even with a 10°C
battery temperature and a l0 percent depth of discharge.
2. Charge Voltages
The measured charge voltages of the Gulton cells are similar to
those of the GE cells, and the same performance during battery recharge periods
is expected for 9 months of satellite operation.
3. Charge-To-Discharge Ratios
The charge-to-discharge ratio (C/D) for the GE cells will be satis-
factorily for the Gulton cells. The C/D ratios are:
C/D: 1.15 1.25 1.35
Bart. temp. 15°C 25°C 35°C
4. Maximum Battery Voltages
The maximum safe charge voltages as a function of temperature for
the GE batteries are also applicable to the Gulton batteries. Charge controller
action reduces charge current to prevent a further rise in battery voltage when
? H. Thierfelder, Loc. Cit.
the maximum voltage is reached. The maximum battery charge voltages are:
Batt. temp. • 15°C 25°C 35°C
V B max. : 34.0 33.5 33.0
5. Launch Mode Discharge
The beginning of life characteristics of both the GE and Gulton cells
are similar. The discharge and charge curves for the GE cells shown in the
Section III of Quarterly Technical Report No. 2 for the deeper than normal dis-
charge during launch are also applicable to the Gulton cells.
6. S-Band Transmitter Operation
Normal transmitter operation during satellite eclipse will occur for
9 months lifetime with the Gulton batteries in the temperature range of +15 to
+35°C. The least negative unregulated bus voltage during transmitter operation
will occur at 9 months with a 35°C battery temperature. Since nighttime inter-
rogation can occur only during the first half of satellite eclipse 8, the battery
discharge will not be more than 7.5 percent for a 200 watt load in addition to
the transmitter. At this depth of discharge and a total current drain of 16 am-
peres, the unregulated bus voltage will be about -26.4 volts.
7. Conclusions
Based on the battery data presently available, it is expected that the
Nimbus-B power subsystem will perform satisfactorily during a 9-month life-
time with Gulton cells in the battery modules. The regulated bus loads defined
(up to 9 months only) 9 can be supplied with the subsystem remaining in energy
balance. Poor regulation (unregulated bus voltage less negative than -26.0
volts) will result only at 9 months with a 35°C battery for regulated bus loads
greater than 200 watts. Normal nighttime transmitter operation is expected for
9 months with no less of regulation during transmitter on time.
C. POWER SUBSYSTEM PERFORMANCE DURING LAUNCH MODE
This section describes the expected performance of the Nimbus-B power
subsystem during launch and the initial orbits for conditions of minimum space-
craft load, battery temperatures of +15 to +35°C and nominal, worst case, and
best case system design factors.
8R. Rasmussen, "Nimbus-B Power Subsystem Regulated Bus Load Capability",
NB-SP-065, February 24, 1966.
9R. Rasmussen, Op. Cit., Figures 5 to 13.
1. General
The Nimbus-B energy balance computer program was utilized to
investigate the subsystem performance. The simplified system and assumptions
required to analyze the subsystem efficiently are the same as were previously
discussed 1°. For convenience, a simplified power subsystem block diagram is
shown in Figure 3. Nominal, worst-case, and best-case system design factors
also were previously defined 11.
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Data presented in this report apply to subsystem operation with either GE or
Gulton cells in seven battery modules, since both cells are expected to have
similar characteristics at the beginning of satellite lifetime 12.
10R. Rasmussen, Op. Cit.
llR. Rasmussen, Op. Cit.
12H. Thierfelder, "Nimbus-B Battery, Use of Gulton Cells,
March 7, 1966.
" NB-SP-072,
2. Orbit Definition
The launch mode analysis assumes the spacecraft is launched into a
circular, high-noon sun-synchronous orbit having a period of approximately
108 minutes with a satellite eclipse per orbit of about 35 minutes. The first
orbit is defined as the period between time of launch and the time when the space-
craft enters the first eclipse. Each succeeding orbit starts with the beginning
of the 35-minute eclipse period.
3. Load
The total load demand on the -24.5-volt regulated bus from space-
craft subsystems other than the power subsystem during the launch mode is
115 watts. This is the minimum spacecraft load defined 13. Because of the ex-
perimental status of the SNAP-19 radioisotope thermionic generator (RTG),
no power is considered to be contributed from it.
4. Shunt Losses
The subsystem shunt loss occurring when the solar array is not
illuminated is defined as the difference between the power supplied by the
batteries and the power available at the regulated bus. This loss includes regu-
lator inefficiency, wiring and connector losses; and protective, functional, and
telemetry circuit losses. With the minimum spacecraft load (115 watts), the
shunt loss is 24 watts, presenting a 139-watt load to the batteries. When the
array is illuminated, an additional shunt loss of 9 watts is introduced by battery
module electronics current drain from the solar array bus and a diode drop
between the solar array bus and the unregulated bus.
5. Subsystem Performance
The results of the computer analyses are presented in Table 1,
which shows battery depth of discharge, minimum unregulated bus voltage, time
when battery charge current is cut back by charge controller action, time when
batteries are fully recharged and maximum shunt dissipator current during the
battery recharge period. The above parameters are tabulated for various sun
acquisition times, system design factors and battery temperatures.
13T. Wylie, "Nimbus-B Loads, NB-SP-026, December 21, 1965.
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TABLE I. NIMBUS-B SOLAR-CONVERSIONPOWERSUPPLY SUBSYSTEM
PERFORMANCEDURING LAUNCHMODEWITH II5-WATT
REGULATED-BUS LOAD AND SEVENBATTERY MODULES
Batt.
Temp.
(°C)
Design
Factors
Sun
Aeq.
(minutes)
80
180
250
80
180
250
80
180
250
Batt.
Peak of
Discharge
(percent)
20
46
65
20
46
65
20
46
65
Vunreg
(Min)
(volts)
28.4
28.1
27.9
28.4
28.1
27.9
28.4
28.1
27.9
Ichg
Reduced
(orbit)*
2(86)
5(58)
5(96)
2(78)
4(96)
5(76)
2(96)
5(82)
5(70)
Battery
Recharge
(orbit)*
3(70)
5(106)
7(80)
3(60)
5(84)
6(100)
3(76)
6(77)
7(95)
Max
Ish Diss
(amps)
2.9
2.9
2.9
.
4.
4.
25 Nominal
Best
Worst
35 Nominal 80
180
250
21
47
66
27.9
27.6
27.4
q
I
3(73)
6(72)
7(88)
.
1.
1.
.
0.
0.
15
Best
Worst
Nominal
Best
Worst
80
180
250
80
180
250
80
180
250
80
180
250
80
180
250
21
47
66
21
47
66
20
46
65
20
46
65
20
46
65
27.9
27.6
27.4
z51.9
27.6
27.4
/
28.4 2(94)
28.1 5(98)
27.9 5(102)
28.4 2(66)
28.1 4(96)
27.9 4(98)
28.4 3 (68)
28.1
27.9 6(76)
3(62)
5(98)
6(108)
_1_
6(86)
8(82)
2(103)
5(78)
6(90)
3(73)
5(65)
7(89)
3(62)
5(100)
7(65)
2.2
2.2
2.2
!.0
1.0
1.0
2.0
2.5
o
7.0
6.7
6.7
1.4
1.0
1.3
* 2(86) denotes event occurred at a time of 86 minutes during orbit revolution No. 2.
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If additional spacecraft loads are not turned on when the batteries have been
fully recharged, increased shunt dissipator current will occur during the suc-
ceeding satellite illumination periods as the charge controllers further reduce
the amount of safe battery charging current. The highest value of shunt dissi-
pator current observed in the launch mode computer runs was 6.7 amperes,
which is considerably less than the 14 amperes the shunt dissipator can accept
(see Quarterly Technical Report No. 2).
The time of full battery recharge is based on charge-to-discharge ratios (C/D)
of 1.15, 1.25 and 1.35 at battery temperatures of 15°C, 25°C, and 35°C,
respectively. Because of the inability to predict an accurate orbital battery
temperature time profile, constant battery temperature during charging periods
is assumed. This assumption could be responsible for an error in the computed
values of recharge time and shunt dissipator current. Figure 4 shows the time
when full battery recharge occurs as a function of the period from launch to sun
acquisition for battery temperatures in the range from +15°C to +35°C, for a
nominal case system.
As shown in Table 1, the battery charge current was not cut back by the charge
controller voltage limiting action with the battery at a temperature of 35°C,
because higher overcharge rates can be safely sustained at higher battery
temperatures. However, after the battery is fully recharged, continued charg-
ing at the high rate (1.0 to 1.2 amperes per module) will cause battery temp-
erature to increase. It is possible that within several orbits the battery temp-
erature will reach the high temperature cutoff limit (51.7°C), at which time the
recharge rate will be reduced to the trickle charge value (100 to 200 milliam-
peres per module). Data sufficient to predict the spacecraft thermal control
characteristics under conditions of continuous battery overcharge does not
exist. Similar discharge characteristics are expected for the batteries at
+15°C and +25°C.
6. Conclusions
Although sun acquisition by the solar array is expected during the
first orbit, the high-capacity Nimbus-B batteries will permit normal power
subsystem operation for sun acquisition in the second or third orbital revolution.
For a 250-minute sun acquisition time, the seven batteries will have discharged
66 percent of their rated capacity, but the unregulated bus voltage will be well
above the minimum required to maintain good load bus regulation. With sun
acquisition in the first orbital revolution, full battery recharge will occur with-
in one orbital revolution after sun acquisition so that the full spacecraft load
may be turned on during the second orbit, if desired.
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For this analysis the solar-conversion power subsystem was assumedto supply
the entire ll5-watt minimum spacecraft load during launch. If the RTG contri-
butes power to the regulated bus, full battery recharge will occur earlier than
the times shownin Table l, and shunt limiter current will be increased. Fail-
ure to turn on additional spacecraft loads under these conditions will result in
high power dissipation in the storage modules. The investigation reported in
this section doesnot account for the use of spacecraft auxiliary loads.
D. POWER SUBSYSTEM TELEMETRY SUMMARY
1. Introduction
Various subsystem functions are telemetered in order to provide a
means of analyzing the performance of the subsystem in meeting the spacecraft
power requirements and to provide information in the event of power subsystem
or spacecraft failure. These telemetry functions are useful during the space-
craft test phases as well as during orbital flight. In order to provide a more
detailed insight into the functional significance of the telemetered parameters
they are discussed at length either individually or in related groups. A summary
of the characteristics of the telemetry circuits is shown in Table 2. Some of
the terms are defined in the Appendix.
2. Subsystem Telemetry Functions
Telemetry Circuit
Number of
Circuits in System
Battery Voltage Telemetry 8
Battery Temperature Telemetry 8
Battery Charge Current Telemetry 8
Battery Discharge Current Telemetry 8
Regulated Bus Voltage Telemetry 1
Unregulated Bus Voltage Telemetry 1
Auxiliary Regulator Voltage Telemetry 2
Regulated Bus Current Telemetry 1
Solar Array Current Telemetry 1
PWM Regulator ON-OFF Telemetry 2
Shunt Dissipator Current Telemetry 8
Solar Array Voltage Telemetry 4
Solar Array Temperature Telemetry 2
Solar Panel Position Telemetry (Proposed) 2
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3. Battery Module Telemetry
Each battery module contains 23 nickel-cadmium storage cells plus
associated electronics. The battery module electronics perform three main
functions: (1) control charging of the nickel-cadmium batteries, (2) provide
analog signals proportional to the battery parameters for the spacecraft telemetry
subsystem, and (3) provide a means whereby certain ground commands received
via the spacecraft telemetry subsystem may be executed.
Four battery module parameters are telemetered in each of the eight modules:
• Battery Voltage,
• Battery Temperature,
• Battery Charge Current, and
• Battery Discharge Current.
a. BATTERY VOLTAGE TELEMETRY
Simple resistor dividers heretofore employed to measure
voltages throughout the power supply subsystem are considered inadequate for
this application. The inadequacy is brought about by grounding limitations with-
in the spacecraft. Spurious voltage drops in ground returns add to or subtract
from the simple divider output resulting in measurement inaccuracy.
The battery voltage telemetry circuit shown in Figure 5 provides an isolated
signal output return which may be connected to the encoder signal ground at any
point without interference from power ground currents. Zero suppression has
been included for greater telemetry accuracy and better resolution.
This circuit was designed to accommodate a range of from -20 to -40 volts with-
in the specified telemetry range from 0 to -6.4 volts. Circuit operation is as
follows: No output appears across resistor R4 until the voltage to be telemetered
exceeds the reference voltage of the base (approximately 20 volts). The voltage
across resistor R3 establishes an emitter current in transistor Q1B which for
large values of current gain equals the collector current. Since the collector
current is essentially independent of collector voltage, the output voltage across
resistor R4 will be independent of voltages between the power ground and the tele-
metry encoder grounds. The capacitor across resistor R4 reduces any high
frequency noise which might appear in the output. Transistor QtA is connected
in such a manner as to cancel temperature variations in VBE of transistor QtB.
Circuit operation can be summarized by the calibration curve shown in Figure 6.
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b. BATTERY TEMPERATURE TELEMETRY
Direct sensing of the battery temperature over a range from
-10 to +70°C is provided by the circuit shown in Figure 7. The temperature sen-
sing thermistor is located on battery cell number 5. Any change in temperature
causes a change in the thermistor resistance, which causes a change in the cur-
rent through the output resistor. A temperature compensated zener diode pro-
vides a well-regulated voltage source for the resistor thermistor network. A
capacitor across the output reduces any high frequency noise which might appear.
A typical calibration curve for the circuit is shown in Figure 8.
C° BATTERY CHARGE AND DISCHARGE CURRENT
TELEMETRY
The telemetry circuit, shown in Figure 9, provides a means
for sensing current and converting it to an analog telemetry signal. The circuit
has better linearity and long term stability than similar circuits used on Nimbus
A andC.
The charge and discharge current telemetry circuits are essentially the same.
Two common-base amplifiers (transistors Q2 and Q3 shown in Figure 9) are
used to produce voltage gain using input-to-output impedance transformation.
Fixed bias is applied to the base of transistor Q2A by a voltage divider connected
across a zener diode. The temperature dependence of both transistor Q2 base-
emitter junctions are virtually identical, therefore the bias voltage divider tends
to track variations of base-to-emitter voltage in transistor Q2A due to changes
in ambient temperature. The bias circuit of transistor Q3 is similar to that of
transistor Q2 with zener diode VR2 acting as a fixed base voltage source. Zener
diode ¥R2 also maintains a maximum voltage limit on the telemetry output to
prevent excessive voltages from being applied to the telemetry encoder. Tran-
sistor QI serves as a constant current source for the bias network. Resistors
R1 and R2 form a voltage divider which determines bias voltage at the base of
transistor Q1. The resistance of resistor R3 determines the collector current
in transistor Q1. Trimpot R6 sets the bias for the first stage and thus controls
the offset level of the telemetry characteristic. This adjustment does not, how-
ever, affect the circuit gain or slope of the telemetry characteristic.
Current sensing resistors RS1 and RS2 are connected in parallel and inserted in
series with the current to be measured. The use of two resistors in parallel
reduces the risk of losing a battery in the event one resistor fails by opening.
As the current varies through its range, a voltage is developed across the sen-
sing resistors. Transistors Q2A and Q3A amplify this voltage drop to produce
the telemetry signal. Resistor R8 aids in stabilizing the voltage gain through
degeneration. In order to achieve linear amplification, the transistors are
operated in the central portion of the collector load lines. Operation in the
18
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2O
collector current cutoff region is prevented in transistor Q3A by the voltage off-
set and in transistor Q2A by the initial current through RI3. Therefore, when
signal current is zero, collector currents will be minimum and the telemetry
output voltage will be a nominal -0.5 volt. Resistors R9 and R14 are used to
reduce the error in telemetry output voltage caused by supply voltage variations.
The collector current in a transistor is not entirely independent of collector
voltage and tends to increase slightly with an increase in applied voltage. This
effect is compensated for by modifying the bias on the transistor with resistor
R14 in a manner that reduces base current as voltage increases. Resistor R9
is used to reduce the effects of collector resistance. Capacitor C1, across the
telemetry output, reduces any high frequency noise which might appear.
Typical calibration curves for the charge and discharge current telemetry cir-
cuits are shown in Figures 10 and 11, respectively.
4. Electronics Module Telemetry
The electronics module contains two redundant, constant-frequency,
pulse-width modulated (PWM) voltage regulators, the regulated bus comparator,
eight battery discharge diodes, two auxiliary regulators, the shunt dissipator
drive circuits, and the telemetry and ground-command circuits.
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Current Telemetry
Seven different parameters of the control module are telemetered:
• Regulated Bus Voltage,
• Unregulated Bus Voltage,
• Auxiliary Regulator Voltage,
• Regulated Bus Current,
• Solar Array Current,
• PWM Regulator ON-OFF T/M, and
• Shunt Dissipator Current.
0o REGULATED AND UNREGULATED BUS VOLTAGE
TELEMETRY
Telemetry for both the regulated bus voltage and the unregu-
lated bus voltage are essentially the same as the battery voltage telemetry as
can be seen from their circuit diagrams in Figures 12 and 13, respectively, as
compared to Figure 5. The only difference in the three circuits is that each has
a different emitter resistor for transistor QIB. These provide for the different
zero suppressed input voltage ranges over the same output voltage range. This
can be observed from the calibration curves shown in Figures 14 and 15.
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b. AUXILIARY REGULATOR VOLTAGE TELEMETRY
The auxiliary regulator voltage is telemetered by a 2-resistor
voltage divider, with a capacitor across the telemetry output to reduce any high
frequency noise. The circuit diagram and a typical calibration curve are shown
in Figures 16 and 17, respectively.
Co REGULATED BUS AND SOLAR ARRAY CURRENT
TELEMETRY
The regulated bus current and the solar array current teleme-
tries are functionally identical. The circuit, shown in Figure 18 consists of a
series-connected saturable reactor (L) transformer coupled to a full wave bridge
(CR1, CR2, CR3, CR4) terminated with an accurate wirewound resistor (R2),
and a low pass filter (R1, R3, Cl). The current telemetry transducers are
excited by a 3.5 to 4.0 kilohertz inverter.
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The series connected saturable reactor consists of two identical toroidal reactors
stacked one on top of the other, and electrically connected in series opposition
with respect to a common control winding, N c. With a high control circuit im-
pedance as seen from the gate winding, Ng, the reactor acts as a current invert-
er, whereby the D-C control current, Ic, is converted to a square wave current
whose peak-to-peak value si 2 (Nc/Ng) I c. This current, after being further
reduced by the transformer, is rectified by the full wave bridge and develops a
D-C voltage (plus ripple} across resistor R2. This D-C voltage and a small
amount of ripple appears across capacitor C1. The two diodes across the out-
put capacitor provide overvoltage protection to the telemetry system. The cali-
bration curve for this type telemetry circuit is shown in Figure 19.
d. PWMREGULATOR ON-OFF TELEMETRY
The PWM regulator ON-OFF telemetry provides a go-no-go
indication signifying which one of the two redundant PWM regulators is on-line
supplying load power. The telemetry circuit consists of two resistors and a
diode located in the drive path of the regulator as shown in Figure 20. When the
regulator is off the telemetry output voltage is approximately -7.5 volts. The
output voltage falls to ground potential upon an automatic or ground commanded
regulator turn-on. A typical operating characteristic of this telemetry circuit
is shown in Figure 21.
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Figure 19. Typical Calibration Curve for Regulated Bus Current Telemetry
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e. SHUNT DISSIPATOR CURRENT TELEMETRY
The shunt dissipator acts to limit the solar array voltage to a
specified value. Eight parallel dissipation legs provide the required power
capacity. A separate telemetry circuit, shown in Figure 22, is provided for
each parallel leg. The circuit is a basic 2-resistor voltage divider which in
effect gives an indication of the current flowing in a shunt dissipation resistor.
The capacitor across the output limits any high frequency noise which might
appear; the diodes provide overvoltage protection. A typical calibration curve
is shown in Figure 23.
5. Solar Array Telemetry
The solar array consists of approximately 48 square feet of solar
cells, divided between two support platforms. The telemetry associated directly
with the solar array are:
• Solar Array Voltage Telemetry,
© Solar Array Temperature Telemetry, and
© Solar Panel Position Telemetry (Proposed).
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a. SOLAR ARRAY VOLTAGE TELEMETRY
The solar array voltage telemetry, shown in Figure 24, is a
2-resistor voltage divider similar to the shunt dissipator telemetry, except that
there is a small voltage drop difference in the telemetered voltage and the actual
solar array voltage. This drop is due to the connectors between the telemetry
ground and the power ground. A typical calibration curve for this circuit is
shown in Figure 25.
b. SOLAR ARRAY TEMPERATURE TELEMETRY
The temperature telemetry circuit presently used on Nimbus
solar panels has a long history of trouble, primarily shifts in the voltage versus
temperature characteristic. These changes in output voltage probably result
from the use of carbon composition resistors and from operating the zener
diodes below their temperature compensated point. The circuit, shown in
Figure 26, contains three thermistors distributed on the surface of each paddle.
These thermistors are used to develop an average temperature signal for that
paddle. A typical calibration curve is shown in Figure 27.
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It has been proposed to replace the existing design with the simpler circuit
shown in Figure 28. This circuit is much more reliable and will provide a volt-
age versus temperature output approximately as shown in Figure 29. The oper-
ation of the proposed circuit is essentially the same as the battery temperature
telemetry circuit.
VZ
Rt
RZ
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¢- -VTi M
-24.5V
Figure 28. Proposed Solar Array Temperature Telemetry
Circuit, Schematic Diagram
c. SOLAR PANEL POSITION TELEMETRY (PROPOSED)
The proposed telemetry transducer will be mounted on the sun
side of the panel-transition assembly as shown in Figure 30. When the panel is
moved out away from the transition section a small printed circuit board will be
pulled through a brush assembly. The printed circuit board will have a copper
pattern as shown in Figure 31. With this design, two signals will be provided
from each brush. The output signal-panel position sequence is presented in
Table 3.
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Proposed Solar-Panel-Position Telemetry Transducer
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POWER TO MOTOR
TELEMETRY J
SIGNAL ""
7V
178o /
BRUSH NO t_1/'4"5 ° /140 °
'ylCOPPER PATTERN
BRUSH NO 21 i/O5 °
TRAVEL
Figure 31. Printed Circuit Board for Proposed Solar-Panel-Position
Telemetry Transducer
TABLE 3. SOLAR-PANEL-POSITION TELEMETRY OUTPUT
Position
Panels latched
motor off
Panels unlatched
motor on
5 degrees*
105 degrees*
140 degrees*
178 degrees*
Motor off
Output Voltage to T/M System (volts)
Brush No. 1 [
.... _ _T,-, 0
JLJL I._ LL _V=
0
0
7
7
0
0
Vm, Telemetry
Signal (volts)
7
7
7
7
7
0
* From latched position. (The readout angles shown can be changed to any
desired value by changing the copper pattern on the printed circuit board. )
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E. ELECTRONICS MODULE AND BATTERY MODULE POWER DISSIPATION
This section describes how the power dissipation in the electronics module
and each battery module was determined for a nominal case, 7-battery system
at beginning of orbital Life without the use of spacecraft auxiliary Loads.
1. Genera I
The energy baLance computer program was run with the maximum
orbitaL load profile with RTG operation for battery temperatures of +25°C and
+35°C, and for the minimum spacecraft Load at the same battery temperatures.
The maximum orbital Load is obtained from H.P. Featherstone. 14 A 164-watt
transmitter load for 7.5 minutes during satellite daytime was substituted for the
transmitter load in the GE load profile. The RTG is assumed to deliver 50
watts to the regulated bus. The minimum load, as specified by C. Bolton, con-
sists of 50 watts supplied continuously to the regulated bus by the solar conver-
sion power subsystem, with no transmitter operation.
Accounting for the PWM regulator efficiency and all shunt losses in the system,
a total load of 67 watts is presented to the batteries as the minimum Load, and
190 watts as the maximum load during satellite eclipse. The energy balance
computer program was run with the two loads for both battery temperatures to
determine how much current was available for battery charging during satellite
daytime.
With the loads and available charge current as inputs, battery current, voltage,
and power dissipated as heat in the battery were calculated as a function of time
in orbit. These data are presented in Figures 32 through 35.
From data in the computer printouts and the data in Figures 32 through 35, the
subsystem currents were obtained. Array current, battery charge current,
load current, and shunt dissipator current as a function of orbital time for the
minimum and maximum loads are presented in Figures 36 and 37 respectively.
The Load current, IL, includes all subsystem shunt losses and regulated bus
Loads, reflected to current supplied at the unregulated bus voltage. The shunt
dissipator current, ISD , includes the current into the shunt dissipator driver
stage, located in the electronics module.
14H. p. Featherstone, GE Report No. 4185-073, February 17, 1966, Figure 4.1.
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The unregulatedbus voltage is the same as the battery discharge voltage (Figures
32 through 35) during satellite eclipse. During satellite illumination periods,
the unregulated bus voltage is slightly higher than the shunt dissipator threshold
voltage (about -38.5 volts) at minimum load. The unregulated bus voltage at
maximum load is shown in Figure 38.
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Unregulated Bus Voltage for Maximum Load with RTG
Supplying 50 Watts, Nominal Case Design, Seven
Battery Modules, and Battery Temperature of 25°C
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2. Electronics Module
a. MAXIMUM SPACECRAFT LOAD WITH RTG
The electronics module power dissipation has been estimated
for _!;e following conditions:
• The regulated bus load profile as shown in Figure 39,
• Nominal beginning of life solar array characteristics,
• Seven battery modules in operation, and
• At a battery temperature of 25°C.
The estimated electronics module dissipation, exclusive of the shunt dissipator
drive components, is shown in Figure 40.
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Figure 40. Electronics Module Heat Dissipation for
Maximum Spacecraft Load
The estimated dissipation is based on measured data from the breadboard of the
PWM regulator made prior to the incorporation of the current limiting circuits
and on estimates of the additional dissipation of the current limiting circuitry.
A contingency factor of 5 percent has been added to cover connector and wiring
losses within the electronics module package.
The shunt dissipator driver (driver transistor and collector resistor} dissipation,
shown separately in Figure 41, must be added to the dissipation shown in Figure
40 to obtain the total electronics module dissipation.
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The electronics module dissipation has been estimated for the
50-watt continuous regulated bus load with seven battery modules at a battery
temperature of (+25°C).
The electronics module dissipation, exclusive of the shunt dissipator drive
components, is shown in Figure 42 and is a best estimate.
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The assumed input voltage during orbital night was taken from Figure 32. The
assumed input voltage during orbital day is -38.5 volts.
The shunt dissipator driver (driver transistor and collector resistor } dissipation
is shown separately in Figure 43 and must be added to the dissipation shown in
Figure 42 to obtain the total electronics module dissipation.
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Figure 43. Shunt Dissipator Driver Power Dissipation for 50-Watt
Spacecraft Load with Seven Battery Modules and a
Battery Temperature of 25°C
For the purpose of determining the shunt dissipator current and, thus, the
driver power, the solar array current and the battery module charge currents
were obtained from Figure 36.
Table 4 summarizes the total power dissipation from the electronics module
during spacecraft day, night, and on an orbit average basis for the conditions
of maximum and minimum spacecraft load.
Since very little solar array current is shunted into the shunt dissipator with
the maximum orbital load, the effect of externally mounted shunt dissipator
driver collector resistors would be a negligibly small decrease in electronics
module dissipation. The values shown in Table 4 apply to a system with battery
temperature of 25°C. A slight increase (less than 0.5 watt) in electronics
module power dissipation would result from an increase in battery temperature
to 35°C. With a best case power subsystem, the orbit average power dissipation
would be about 2.3 watts greater in the electronics module
These power dissipation values supersede the values previously reported. 15
15Quarterly Technical Report No. 2, pp 138 and 139.
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TABLE 4. SUMMARYOF ELECTRONICS MODULE POWER DISSIPATION
Conditions
50-Watt Regulated Bus Load
50-Watt Regulated Bus Load
With Externally Mounted
Shunt Dissipation Driver
Collector Resistor
Maximum Spacecraft Load
With RTG
Power Dissipation (watts)
Day Average
37.9
35.9
37.2
Night Average
19.7
19.7
26.6
Orbit Average
32.0
30,6
33.8
3. Battery Module
The average power dissipation per battery module in the 7-module
Nimbus-B power supply subsystem has been estimated for the maximum space-
craft load with RTG operation at battery temperatures of +25°C and +35°C and
for a 50-watt regulated bus load at the same battery temperatures.
The total power dissipated in the battery modules is the sum of the power dis-
sipated by the battery, shunt dissipator element, and charge controller and
includes shunt losses. Having the various currents and voltages from the com-
puter printouts and battery data figures, the individual power dissipation values
are reaul_--'-".... ,_aL,_,...'_"lo_,_,t........_ the. product of voltage across and current through a
component.
The battery module power dissipation during spacecraft day, night and on an
orbit average basis for the conditions of maximum and minimum spacecraft load
at battery temperatures of +25°C and +35°C are summerized in Table 5.
The values presented in Table 5 are for a beginning of life nominal case system.
For a best case system, the orbit average power dissipation would increase
by about 4 watts in each battery module.
4. Summary
A plot of battery module (one modulc) and electronics module total
power dissipation as a function of time in orbit for the 50-watt regulated bus
load is presented in Figure 44. Similar curves for the maximum spacecraft
load with RTG operation are presented in Figure 45. The data from Figures
44 and 45 are summarized in Table 6.
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TABLE 5. SUMMARYOF BATTERY MODULE POWERDISSIPATION
Load
50-Watt
50-Watt
Maximum Spacecraft
With RTG
Maximum Spacecraft
With RTG
Battery
Temperature
(°C)
+25
+35
+25
+35
Power Dissipation
Day
Average
46.7
47.9
24. 1
24.9
Night
Average
5.5
6.5
9.0
11.3
(watts)
Orbit
Average
33.4
34.6
19.2
20.5
TABLE 6. SUMMARY OF POWER DISSIPATION
IN POWER SUPPLY SUBSYSTEM
Conditions
Battery Module, Max. Space-
craft Load With RTG
Battery Module, 50-Watt
Regulated Bus Load
Electronics Module, Max.
SpacecraftWith RTG Load
Electronics Module, 50-Watt
Regulated Bus Load
Power Dissipation (watts)
Day Average Night Average Orbit Average
24.1
46.7
37.2
35.9
9.0
5.5
26.6
19.7
19.2
33.4
33.8
30.6
The values in Table 6 apply to a beginning of life, nominal case, 7-battery power
supply subsystem with +25°C battery temperature and external mounting of the
shunt dissipator driver collector resistors. The effect of changing battery
temperature to +35°C is relatively small, as noted previously. Because of solar
array power degradation with time, less power dissipation will occur in the
battery and electronics modules later in the orbital lifetime. A best-case power
subsystem (highest array power)will result in increased module dissipation.
The analysis in this section has assumed that no auxiliary loads are available to
prevent excessive overcharge of the batteries, which is primarily responsible
for the high dissipation values reported here.
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F. AUXILIARY LOADS
This section presents the recommendation of RCA for auxiliary-load re-
sistance values and ground command switching arrangement as required 16 and
to present the battery and electronics module power dissipation resulting from
use of the proposed auxiliary Loads.
1. Auxiliary-Loads Resistance Values
From the energy balance computer program printouts obtained for
the work reported, 17 the excessive overcharge ampere-minutes for the maximum
orbital load and the 50 watt Load were determined. A value of shunt resistance
between the solar array bus and ground was estimated manually which would
shunt sufficient solar array current to ground to prevent more than the required
battery overcharge. A range of auxiliary load values was investigated on the
computer to zero in on the proper value of shunt dissipation for the nominal
case system and loads being investigated.
An auxiliary load dissipation of 80 watts provides a minimum thermal dissipation
in each battery module for a nominal case system and the maximum spacecraft
load profile, with the RTG contributing 50 watts. Minimum battery module dis-
sipation for the 50-watt regulated bus load is provided with an auxiliary Load
dissipation of 306 watts.
Four ground-commanded auxiliary loads having respective power dissipation
capabilities of 40, 80, 120 and 144 watts will provide power dissipation incre-
....... **.... _._._h shn,,l_ prnvide near-ments of 40 watts or Less from 0 to _o-_ w_, ,.... .. .......
minimum battery module dissipation for any anticipated regulated bus load pro-
file and solar array output. In addition, the fifth ground-commanded auxiliary
load was selected to dissipate 130 watts, as a back-up in the event of an open-
circuit failure in the 120-or 144-watt Loads.
The recommended auxiliary load switching arrangement and resistance values
are shown in Figure 46. All relay contacts are shown in the normal "automatic"
shunt dissipator configuration. Each relay (K1 through K9)is individually
ground-commanded to the auxiliary load position, with K1, K3, K5, K7, and K9
returned simultaneously to the normal position with one ground command, and
K2, K4, K6, and K8 returned simultaneously to the normal position with one
ground command, resulting in a total of 11 ground commands.
leR. Greenblatt, "Nimbus-B Battery Module and Control Unit Thermal Dissipa-
tion, " SP-G-639, May 3, 1966, Item 3.
I?R. Rasmussen, "Power Dissipation Summary -- Nimbus-B Control and Storage
Modules, " NB-SP-088, April 19, 1966.
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The power dissipation values shown in Figure 46 apply to a solar array bus
value of 38.5 volts. With all five auxiliary loads commanded on, the total power
dissipation capability ranges from 513 watts at 33.5 volts to 678 watts at 38.5
volts, which safely exceeds the maximum capability of the best-case solar array.
(The best-case solar array supplies 15.0 amperes at 38.5 volts. In the event
of failure of the -24. 5-volt bus, the auxiliary regulators and unregulated bus
Loads take 1.1 amperes of solar array current, leaving a maximum of 13.9
amperes at 38.5 volts to be shunted by either the auxiliary loads or the shunt
dissipator).
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Figure 46. Recommended Auxiliary Load Switching Arrangement
with Resistance VaLues
. Power Dissipation in Battery and Electronics Modules with
Auxiliary loads
The energy balance computer program was run with the maximum
orbital load profile and an 80-watt auxiliary load, and with the 50-watt regulated
bus load and a 306-watt auxiliary load. Both runs were for a nominal case,
beginning of life 7-battery system, with a battery temperature of 25°C. The
available battery charge current was determined from the computer runs, and
battery voltage, current, and power dissipation as a function of time in orbit
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for the minimum and maximum spacecraft loads was determined, as shownin
Figures 47 and 48. The power dissipation in eachbattery module as a function
of time in orbit for a maximum spacecraft load with RTG and a 50-watt regulated
bus load are shownin Figures 49and 50, respectively.
With the 80- and 306-watt auxiliary loads described, the power supply subsystem
operating voltage at the solar array bus did not exceed33.5 volts. As a con-
sequence, the shuntdissipator driver was not turned on and shunt losses from
the unregulated bus were lower thanwiththe 38.5-volt unregulatedbus voltage.
Becauseof these two factors, electronics module dissipation during satellite
daytime is significantly reduced from the values previously reported. 18
The battery and electronics modulepower dissipation with the auxiliary loads
connectedare summerized in Table 7.
Note that the connection of auxiliary loads to the solar array bus will not affect
satellite nighttime operation becauseof diode isolation between the battery
discharge path and the solar array bus.
The 40-watt auxiliary load power dissipation increments previously described
could raise the battery module power dissipation shownin Table 7 by 4 watts,
on an orbit average basis, for each increment of auxiliary load power, below
the optimum value, which is not commandedon.
G. ENERGY BALANCE CONSIDERATIONS - SHUNT LOSS SUMMARY
1. Electronics Module
The shunt loss currents in the electronics module are defined in
Figure 51 and are listed in Table 8.
The procedure to be used to determine the unregulated bus input current to the
electronics module is as follows:
(i)
(2)
Determine the operating conditions:
(a) unregulated bus voltage
(b) -24.5 V regulated bus load current
Determined from Tabie 8 the values of 11 thru !7 for the given
operating conditions.
18R. Rasmussen, NB-SP-088, op. Cit.
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TABLE 7. POWER SUPPLY SUBSYSTEM POWER DISSIPATION
WITH AUXILIARY LOADS
Module and Condition
Battery Module, Maximum
Spacecraft Load with RTG
Battery Module, 50-Watt
Regulated Bus Load
Electronics Module, Maximum
Spacecraft Load with RTG
Electronics Module, 50-Watt
Regulated Bus Load
Power Dissipation (watts)
Day Average
6.9
5.3
32.8
<28*
Nite Average
4.4
2.3
26.7
19.7
Orbit Average
6.1
4.3
30.8
<25.3*
* These values are pessimistic because they are based on a 38.5-volt
unregulated bus. Minimum power dissipation in the electronics
module is being investigated and will be reported.
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(3) From the curves (Figures 52 and 53) of input current versus load
current for the regulators, determine ISH1, ISH 2 and ISH 3.
Note that 17 should be added to the external load on Auxiliary
Regulator i to get IL3 which is the load current to be used
on the current curves for Auxiliary Regulator 1. Similarly,
15 and 16 should be added to the external load on Auxiliary
Regulator 2.
(4) Calculate IIN1, IIN2, and IIN 3 from:
IIN x = ISH x + ILx,
(5)
as defined in Figure 54.
Calculate IIN from:
(6)
(7)
IIN = 12 + _N 1 + IIN 2 +IIN 3
The power dissipated in any of the branches consisting of I 1 thru
17 can be calculated from P = VI, where V is the voltage at the
branch junction, and I is the respective current (I 1 thru 17).
The power dissipated in any regulator may be calculated from
Pdiss = PIN- POUT
Example: PWM Regulator.
PIN = VBU S_N 1
Po = 24.5 ILl
Pdiss = VBUS IIN1 - 24.5 ILl
(8) The power dissipated in the diodes can be calculated from
Pdiode = Idiode Vdiod e.
The electronics module shunt losses described are applicable as of March 15,
1966, and do not reflect any circuit changes or additions since that date.
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Figure 54. Representation of Regulator Currents
Battery Module
The shunt losses in each of the battery modules is presented in
The values do not include battery charge current or shunt dissipator
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TABLE 9.
Characteristic
Daytime Loss
Nighttime Loss
SHUNTLOSSCURRENTSIN BATTERY MODULE
ShuntLoss Current (milliamperes)
Drawnfrom Various Sources
-24.5V -23.5V
Reg. Bus Aux. Reg. Battery Solar Array
16
16
19
19
29.5
29.5
10
0
H. STATUS OF PERFORMANCE SPECIFICATIONS
1. Power Subsystem Performance Specification
Revision A of the power subsystem performance specification has
been reviewed. The review recommendations are presently being included in
the specification. The final version will be completed during June 1966.
2. Electronics Module Performance Specification
! The preliminary version of the electronics module performance
specification has been reviewed. The final version of this specification is
presently being completed.
3. Battery Module Performance Specification
A preliminary version of the battery module performance specifica-
tion is currently being prepared, and will be reviewed during June 1966.
I. FUSE STUDY
1. Tests of Bussman "Tron" Fuses
To gain further information on the parallel operation of fuses, tests
were made on Bussman "tron" fuses in single and parallel modes. These fuses
were described in Quarterly Technical Report No. 2. The same methods were
used as in testing Littelfuse picofuses. Unlike "picos," however, the Buss
fuses are available up to a 15-amperc ratLug. The object was to determine
how well these items adhere to the manufacturer's time-current curves, com-
pare "pico" vs. "tron" blow times, and parallel three 5-ampere "trons" to
compare with a 15-ampere "tron". The test points of the 15-ampere size fall
on the published curve as shown in Figure 55. However, the test points of the
5-ampere size fuse do not show close adherence to the 5-ampere curve. Since
the test points of 5 ampere fuses fall below the curve, the parallel combination of
three 5-ampere fuses also falls below the 15-ampere curve. The tests indicate
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that the parallel combination plotted as a single fuse at 1/3 the current falls on
the same curve as a single fuse; further evidence that parallel connection is a
valid method to increase fuse rating.
While the Bussman "tron" fuses were being tested, a group of Littelfuse "picos"
was also tested to compare the two types. Data shows that for a given current,
the "tron" fuses blow in 75 percent of the time required to blow a comparable
"pico" fuse. Thus, the ampere rating of a fuse should not be used arbitrarily
and reference to time-current curves is necessary for proper fuse choice.
Since fuse sizes under 1 ampere were not delivered in time for test results to
be included in the Last report, the results of these tests are presented in this
report.
Information is required on the operation of fuses in a vacuum. This information
was not available from the manufacturer. However, an item published in envi-
ronmental data on a similar product (microfuse} states that vacuum deratings
of 25 to 70 percent are necessary.
To investigate the derating needed for small current "picos", a test was made
on these items in a vacuum (2.3 × 10 -5 inches of mercury ) at a temperature of
+50 °C. A total of 22 samples of each fuse type between 1/8 and 1 ampere were
blown. ResuLts show that the time-current points in each case fall on the man-
ufacturer's curves (within the tolerance band} for air at 25°C. Coupled with
the resuLts of testing as shown in the previous report, it can be seen that for
vacuum operation no derating is necessary for fuses under 1 ampere and up
to 20 percent derating for the 5-ampere type fuse.
In general, a safety factor of from 2 to 4 will give the necessary derating to
encompass effects of high-temperature and vaccum operation and manufacturers
tolerance, and provide a balance between reliability and protection in space-
craft circuits. For circuits having unusual transients or a current limiting
characteristic, careful fuse selection must be made from the time-current curves.
Manufacturer's data indicates that "pico" fuses withstand peak vibration level
of 20 g. The "pico" fuses in sizes from 1/8 amp to 4 ampere have been success-
fully tested to a random vibration of 36 g. No vibration tests were performed
on the "tron" fuses.
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2. Regulator Short-Circuit Test
A test was performed to determine the ability of the regulator to
blow a 15-ampere fuse when a short circuit occurred. The regulator was oper-
ated from a 36-volt supply consisting of three 12-volt batteries in series with
a tap at 12 volts, as shown in Figure 56.
- 24.5-VOLTREGULATOR
- iTm
n
OSCILLOSCOPE l
15 - AMPERE FUSE
iNi2O2 SHORTCIRCUIT
FAULT
Figure 56. Regulator Short-Circuit Test Setup
The regulator output voltage trace during short circuit conditions is shown in
Figure 57. The results show that the regulator output recovers in 15 to 30
milliseconds while the fuse blow time was about 4 milliseconds. Several attempts
were made to blow the fuse without the battery tap. The fuse blew once. Then
the regulator was unable to blow the 15-ampere fuse. Current waveforms
through the fuse and also through the battery tap circuit are shown in Figure
57. During the fuse-blow period the regulator supplied 10 to 20 amperes and
the battery tap-diode current was about 120 amperes as shown in Figure 57.
These values are verified by the fuse time-current curves which show a blow
time of less than 5 milliseconds at 130 amperes.
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E X P A N D E D  S C A L E  
AND RECOVERY P E R I O D  
NORMAL S C A L E  
AND RECOVERY PERIOD 
REGULATOR V O L T A G E  DURING S H O R T - C I R C U I T  REGULATOR V O L T A G E  D U R I N G  S H O R T - C I R C U I T  
T O T A L  S H O R T - C I R C U I T  FUSE-BLOWN CURRENT S H O R T - C I R C U I T  C U R R E N T  S U P P L I E D  T H R U  
BATTERY TAP (APPROXIMATELY 120 A M P E R E S )  [ A P P R O X I M A T E L Y  130 A M P E R E S )  
Figure 57. Oscilloscope Traces  of Regulator Short-circuit  Tes t  Waveforms 
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SECTION II
ELECTRONICS MODULE
A. GENERAL STATUS
Breadboard tests of the modified regulated bus comparator were com-
pleted during this quarter, and nominal design, breadboard fabrication, test,
and evaluation were completed for those changes incorporated by Contract
Modification Number 3. This modification incorporated a redesign of the redun-
dant PWM regulators so that they will be current limited to protect from external
overloads and short circuits; redesign of the -23.5-volt auxiliary regulator cir-
cuit to provide power of 17 watts continuously to external spacecraft loads inde-
pendent of the -24.5-volt regulated bus; and redesign of the shunt limiter cir-
cuit dissipating elements to include relay switching of the power transistor
collector and emitter leads in the event of transistor failure.
Finalization of hardware drawings and fabrication of printed circuit boards and
the housing machined parts for the first engineering model are in progress.
B. BATTERY DISCHARGE DIODE STUDY
A study has been made to determine the parameters which effect the choice
of a suitable battery discharge diode. The diode application is illustrated in Figure
58. The resulting parameters and diode ratings are summarized in Table 10.
The stress levels and diode requirements were obtained as follows.
1. Peak Inverse Voltage and Reverse Current
The diode will be subjected to the maximum unregulated bus voltage
of 39 volts when a short to ground exists on a battery discharge line, due to a
shorted battery or a short in the spacecraft harness. In this condition the diode
must survive without failure ( shorting ), and must not dissipate a large amount
of ._ower.
A leakage current of 25 milliamperes at 40 volts results in a power dissipation
of i watt.
This is within the capability of available diodes and represents a small increase
in power normally dissipated in the electronics module.
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TABLE I0. BATTERY DISCHARGE DIODE RATING
Parameter
Peak Inverse
Voltage
Forward Current
Surge Current
Forward Voltage
Drop
Reverse
Current
Voltage
Difference*
Symbol
PIV or
V
r
I
S
I
r
AV
Circuit
Stress
40 volts
4.0 amperes
= 0.5 ampere
= 1.0 ampere
Rating
50 volts
5.0 amperes
50amperes for
1 second
25 milliamperes,
maximum
10 milliamperes,
maximum
15 millivolts,
maximum
15 millivolts,
maximum
Remarks and
Conditions
,m
Case Temperature,
Tc: 75°C
T : 75°C
C
I LI
As low as practically
obtainable to prolong
mission life
Vr: 50 volts; Tc: 75°C
Vr: 15volts; Tc: 75°C
T : -5 ° C to +65 ° C
C
T :-5°C to +65°C
C
*The voltage difference, AV, is the difference between the highest and lowest for-
ward voltage drop; Vf, in a lot of 10 diodes, measured with all diodes at the same
temperature.
2. Forward Current
For the worst-case forward current rating the following conditions
were assumed.
(1) Max spacecraft load,
(2) RTG off, and
(3) Four, battery modules in operation.
Under these conditions the forward current, If, per diode is approximately 4
amperes.
7O
J.
SATTERY_"_--
SOLAR
ARRAY I I.,, UNREGULATED BUS
BATTERY
DISCHARGE
DIODES
I_ I
j r_ i
r I I :
I SEVEN----_IDENTICAL
iI BATTER'ES----I , ;" iI
I -- I ,,.,
' I ITM I
i
I --i i_.i
I L _J
PWM
REGULATOR
-24.5 V
REGULATED
BUS
D'C
B RETURN
Figure 58. Application of Battery Discharge Diodes
3. Surge Current
The diode is required to sustain the fault current which will exist
if one of the electronics module input filter capacitors shorts internally. The
capacitor type is the General Electric KSR series.
It is indicated that the fault in the capacitor will clear in one second or less if
the fault surge current, Is, exceeds 100 amperes. 1
This has been substantiated in a test run by RCA. The test indicated that the
equivalent resistance of the fault should exceed 0.1 ohm when large fault currents
exist (greater than 100 amperes).
The battery voltage has been shown not to exceed 25 volts for discharge currents
of 35 amperes or greater. 2
The series discharge path resistance for each battery is approximately 130
milliohms (discharge diode drop assumed constant ).
1 IDEP Report Number 152.77.40.20-EM-014.
2 Quarterly Report No. 2, Section HI, Paragraph E, Table 10.
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For the conditions as specified, the single-path diode surge current, I s , can be
calculated from,
25
Is= 0.13 + n(0.1)
where n is the number of battery discharge paths.
When n is 6, the surge current is 40 amperes.
. Forward Voltage Drop
The diode forward voltage drop, Vf, is important since it determines
the available depth of battery discharge to the point at which the unregulated bus
voltage is at the minimum allowable value to maintain regulation at the -24.5 volt
regulated bus.
The forward voltage drop should be as small as is practically obtainable.
5. Voltage Differential, AV
The difference in diode drops within the system, as well as individual
discharge path resistances, determines the extent of unequal battery discharge
currents when the batteries have equal terminal voltages. This current unbalance,
VI, is defined as,
where:
VI=/Imaxinom l/lO0(percent)
V I =( inomImin 1)100 (percent)
Ima x is the current in the discharge path having the largest current,
Imi n is the current in the discharge path having the smallest current, and
Inom is the nominal current obtained by dividing the sum of all discharge
currents by the number of discharge paths.
The effect of the diodes and path resistance on the unbalance has been evaluated
by the use of certain assumptions and simplifications. The equivalent circuit
for the discharge paths when battery terminal voltages are equal is shown in
Figure 59 ( a ).
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The simplified equivalent circuit, shown in Figure 59 (b), is obtained if two
assumptions are made.
(i) The diode characteristic can be represented, as shown in
Figure 60, by a constant voltage drop, V d, in series with a
linear resistance, R d. This assumption is valid for operat-
ing current near the value for which R d is specified.
(2) Aworst-case unbalance condition exists such that the mini-
mum resistance path is combined with the minimum-drop
diode, and all remaining parallel paths have identical, max-
imum-drop, diodes.
A solution of the simplified equivalent circuit yields the following equation for
unbalance, U K.
Ima x n Remax A V
- - + ( ) (II-] }
UK Ino m Rmin + Remax IT Rmi n + Remax
n
where A V = Vdmax - Vdmin.
A summary of the discharge path resistances including R d, is tabulated in
Table 11. The value of R d (50 milliohms) has been obtained from measured
data taken on typical germanium diodes (base collector junction of germanium
transistor is typical ).
Using a value of Rmi n of 180.1 milliohms from Table 11 for Bay 17, a value of
Remax of 26.1 milliohms determined from the parallel equivalent of the remain--
ing path resistances, and using Equation (II-1) for a value I T of 7.0 amperes:
8(26.1) AV x 103
UK= 180.1+26.1 + _7(180.i+26.1)
8
U K= 1.01 + 5.54Av
The unbalance is 1 percent due to path resistance and 554 AV% due to diffei'-
ences in diode drop. This latter unbalance is tabulated in Table 12 for various
values of A V.
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TABLE 12. DIODE UNBALANCEAS A FUNCTION OF A V
A V (volts)
0.005
0.010
0.015
0.020
Unbalance Due
to Diode
(%)
2.8
5.5
8.3
11.0
The unbalance as a function of path resistance variation can be estimated from
the resistance term of Equation ( II-1 ) when all path resistances are nearly
equal. For this condition;
R R
min _ nom
R Rnom
emax
n-1
The partial derivative of the resistance term of Equation ( II-1 ) leads to the
following approximate relation.
/_ KR n-I ARmin
K R n Rmi n
Where A KR/K R represents the change in unbalance due to the resistance term
of Equation (II-1). This unbalance is tabulated in Table 13 for various values
of A Rmi n.
It is estimated that if the spacecraft harness lengths can be controlled to within
4- 2 inches of the lengths shown in Table 11, the resistance unbalance will be
less than 3 percent.
The A V diode rating of 15 millivolts maximum (Table 10) can result in an
additional unbalance of 8.3 percent ( Table 12 ) for a total unbalance of ii. 3
percent worst case, when all battery voltages are equal.
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TABLE 13. BATTERY DISCHARGE CURRENT UNBALANCE AS A
FUNCTION OF DECREASING RESISTANCE IN THE
MINIMUM RESISTANCE PATH FOR 8-BATTERY
SYSTEM WITH AN Rmi n OF 180 MILLIOHMS
ARmi n
( milliohms )
-2
-4
-6
-8
Unbalance
(%)
0.97
I. 95
2.9
3.9
C. ELECTROMAGNETIC COMPATIBILITY
During breadboard testing of the PWM regulator, the EMI filters were
incorporated to determine their effects on regulator operation. Breadboard
testing indicated that several filters adversely affected the operation of the
regulator. The respective filters were subsequently changed so that opera-
tion of the regulator was not impaired. An R-C network was connected between
the input and output of the regulator and ground to dampen ringing caused by
the addition of input and output EMI filters. The new EMI filters provide a
certain amount of high-frequency filtering, without degrading the associated
waveform.
An EMI test plan which will indicate test conditions, test setup, and required
related data is presently in preparation and will be forwarded under separate
cover.
D. CAPACITOR FUSING
Previous work reported s on the failure modes of the capacitor types under
consideration indicates that ifthese capacitors are shorted they will open by
virtue of the high current caused by the short. This current would be less than
100 amperes for one second duration in order to open the capacitor. This level
of faultcurrent is less than the 200 to 300 amperes which might be expected in
a shorted capacitor in the Nimbus power system.
3
IDEP Report Number 152.77.40.20-EM-01.
78
Assuming these results are correct, it does not seem necessary to provide a
fuse for the same purpose. In addition, it is anticipated that inclusion of a
fuse will degrade capacitor electrical performance. However, an appropriate
fuse is presently being selected in order that degradation of capacitor per-
formance may be confirmed or disproved.
E. DIODE FUSING
The diodes under consideration are the "fly-back" diodes in the output
filter of the PWM voltage regulator located in the electronics module. The problem
is not simply one of opening a shorted diode. The manner in which a fault of
this type may be cleared is of extreme interest and importance. An abbrevi-
ated schematic of the area of the regulator under consideration is shown in
Figure 61. Diodes CRI and CR2 are shown as having series fuses F1 and
F2, respectively. As long as normal operation is maintained, the output cur-
rent, Io, will flow through inductor L1 in the direction indicated. Should either
diode CR1 or CR2 short, the voltage, V1, will be clamped to approximately
zero and Io will decrease as time elapses. As Io decreases, V o will also
decrease until Vo is clamped at approximately the battery tap voltage, VTA P.
I o, however, will continue to decrease. Since V o has decreased, the V o regu-
lator will turn the power switch fully on. The current limit feedback has no
effect since it senses Io which is decreasing. The power switch is capable of
delivering between 30 and 200 amperes with the available base drive and when
not operating in a saturation state (which would be the case here ). This sit-
uation would destroy the switch in a very short time. Assume, however, that
some logic can be generated which would be capable of turning off the power
switch. Then, _^L,,_only curre ,,t.._through t hp.... shorted diode and the associated
fuse will be the current through inductor, L1. This current, indicated as I o,
has the direction shown and decreases with time until the stored energy in L1
is dissipated in the fault and the regulator load. When this current reaches
zero, the presence of a voltage, V o, on the bus ( i. e., approximately VTA p)
will cause a current to build up in inductor L1 in a direction opposite that indi-
cated for I o. It is this current which must clear the fuse. The battery tap is
capable of delivering in excess of 200 amperes into a low-impedance fault.
Current can increase to this level quite rapidly since inductor L1 is saturated
at about 25 amperes.
Since the diode, in normal operation, must carry currents in the order of 25
to 40 amperes, the fuse size must be sufficient to carry this current without
inadvertently opening. A fuse rated at about 60 amperes would seem to be
required. This fuse would allow almost full battery tap short-circuit current
to be drawn before it clears.
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The situation at this point is as follows: L1 current is in excess of 100 amperes
in a direction opposite to that indicated for I o in Figure 61. The power switch is
off. Inductor L1 current is being supplied by the battery tap (ITA P }.
At this time the diode fuse clears. What happens to L1 current when the fuse
clears ? This current flowing in L1 represents inductive stored energy which
must either be dissipated or returned to the battery. With the circuit as it
exists, the inductor will cause V 1 to ring in a negative direction. V 1 will be
clamped by the power switch which will act as a reverse transistor with base
drive supplied via R 1. The emitter will act as a collector and vice-versa with
high dissipation occurring in the emitter-base junction. The resulting current
in the emitter will flow through capacitor, C1, thus charging it to some voltage
greater than VB. In doing this, the power switch could be destroyed. In
addition, there will be other effects, equally destructive to other portions of the
system.
Inclusion of diodes, CRX ( two for each battery module }, will allow the inductive
energy to be returned to the battery apparently without any damage to the remain-
der of the system. Thus it may be stated that it appears that a fusing method
for these diodes can be determined at the expense of added circuit complexity.
However, there is another possible solution which would obviate the need for
diode fusing primarily at the expense of increased power dissipation in the
electronics module (hence, reduced regulator efficiency}. A diode "Quad"
arrangement would probably afford the desired level of reliability. The increase
in dissipation within the electronics module would be about 3.6 watts average at
high input voltage and a load of 12 amperes. This will, of cource, vary with
load and input voltage and represents a decrease in efficiency of about 1 percent.
The single diode reliability without fusing was investigated with the thought of
eliminating all diode protection measures. The results of a subsequent investi-
gation indicated that diode protection by fusing would be technically unfeasible.
F. PWM VOLTAGE REGULATOR
1. General
Two redundant pulse-width modulated (PWM) voltage regulators
are incorporated in the Nimbus-B power supply electronics module. The func-
tion of the PWM regulator is to provide a -24.5 ±0.5 volt regulated bus to
the spacecraft subsystem over a load current range of from 2 to 20 amperes.
The PWM regulator also incorporates a short-circuit protective feature. This
feature is obtained through the incorporation of a current limiting and battery
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tap system.
2. Circuit Description
The current-limited PWM regulator in simplest form is composed
of the following sections, as shown in Figure 62.
( 1 ) Input filter,
(2) Power-switching network,
( 3 ) Output filter,
(4) Constant-current drive amplifier,
(5) Pulse-width modulator and sawtooth oscillator,
(6) Over-current sensing amplifier, and
(7) Voltage-sensing amplifier.
The input filter is placed between the unregulated bus and the power-switching
network to eliminate large ripple currents which would otherwise flow. The
power switching network is used to alternately connect and disconnect the unreg-
ulated bus and the output filter. The voltage- sensing amplifier senses the output
voltage, compares it with a stable reference voltage, amplifies the error between
the two voltages, and transmits the amplified error signal to the pulse-width
modulator and sawtooth oscillator. The pulse-width modulator transmits a
rectangular pulse train; the sawtooth oscillator determines the constant fre-
quency of the pulse train. The duty cycle of the square-wave pulse train is
determined by the signal level transmitted from the voltage sensing amplifier.
The constant-current drive amplifier accepts the pulse train as an input and
transmits a constant-current amplitude pulse to the power-switching network
at a duty cycle determined by the pulse-width-modulator circuit. The system
employs a negative-feedback voltage loop ( composed of the voltage-sensing
amplifier, pulse-width modulator, and the constant-current drive amplifier )
to vary the duty cycle of the power-switch network and establish a well-regulated
output voltage level which is essentially independent of input-voltage and load-
current variations.
An excessive current is translated to a proportional voltage which is compared with
a stable reference voltage. The difference between the two voltages is amplified
and transmitted to the pulse-width modulator and sawtooth oscillator. This
system also employs a negative feedback current loop (composed of the over-
current sensing amplifier, pulse-width modulator and constant-current drive
amplifier ) to vary the duty cycle of the power-switch network to reduce the
output voltage, thereby limiting the output current.
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3. Operation
A schematic diagram of the PWM regulator incorporating the current
limit, is shown in Figure 63. For purposes of amplification, operation of the
regulator in the voltage regulation mode and current limit mode will be discussed
separately.
a. VOLTAGE REGULATION MODE
Operation of the voltage regulation mode may be explained on the
basis of the functional block diagram shown in Figure 64. The D-C input volt-
age is chopped (modulated) by the switch to produce a rectangular pulse train
at the averaging filter input. The average or D-C value of the pulse train is the
duty cycle of the switch times the input voltage. The averaging filter is a low-
pass type which greatly attenuates the A-C component and passes the D-C com-
ponent of the pulse train with little or no attenuation. The output voltage, V o, is
given as
where
V ° = a Vin
a is the duty cycle and
Vin is the input voltage.
The switch is driven from the modulator with a constant frequency, variable
The modulator has a transfer function, 5, definedduty-cycle current pulse.
by
where
%5=
ampere
"%" refers to percent "on time" and
"ampere" refers to modulator signal input current
The signal current to the modulator is derived from the differential amplifier.
The output current, I, of the differential amplifier is
where
I =GdE
Gd is the differential amplifier transconductance and
E is the error voltage defined by
E =VR-!haV. in
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All the expressions thus far mentioned may be combined to express the output
in terms of the reference and the individual transfer functions shown in Figure
64. And, it may be shown that
Vo = Ii VinGd6 vR
The circuits which comprise the various blocks delineated in Figure 64 are
indicated in the schematic diagram, Figure 63. Transistor Q!9 mad associated
components comprise the difference amplifier; VR, the reference voltage
source; and resistors R44 through R48, the feedback divider. Transistors Q14
and Q12-A form a constant-frequency, current sawtooth generator. The fre-
quency of this generator determines the operating period of the regulator. The
output current of the sawtooth generator is added to the output current of the
difference amplifier via the summing network, resistors R24 and R25. Tran-
sistors Q10 and Qll and associated components comprise the modulator. At
the beginning of the regulator period, the sawtooth current is low and the out-
put voltage of the summing network to the base of transistor Qll is such that
transistor Qll is off and transistor Q10 is on. During this time, the power
switch Q1 is on and carrying load current. When the output voltage of the
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summing network reaches the trip level of the Schmitt trigger formed by transis-
tors QI0 andQII, transistor QII turns on andtransistor Q10turns off. This
causes basedrive to be removed from the power switch thereby turning it off.
At the endof the sawtoothperiod, the sawtoothcurrent drops to its minimum
level thereby turning off transistor Qll and turning on transistors Q10 and Q1,
andthe cycle repeats.
Sinceboth the period andthe rate of rise of the sawtooth are fixed, the signal
current from transistor Q19-A becomesthe input variable to the circuit. There-
fore, it maybe seenthat the duty cycle, a, is changedby the variations in sig-
nal current.
b. CURRENT LIMITING MODE
The nature of the PWM voltage regulator is such that direct con-
trol of output current such as for a dissipative series regulator may not be direct-
ly achievable. This is so because of the relatively low D-C output resistance
characteristics of the switching network. That is, the output voltage without
feedback is (except for minor series resistance characteristics ) independent
of load current. An equivalent circuit for the switching network is shown in
Figure 65.
Vin
Rli
MODU LATE D
$ W ITCH
L i (TRANSISTOR) LO
•_ _1_- I o
Vo
Figure 65. PWM Voltage Regulator Power Network, Equivalent Circuit
Neglecting the indicated series resistances (which are very small ), I o is limi-
ted only by the source ( Vin ) capability and by the current handling capability
of the transistor switch.
9O
The switch capability is determined by the applied base drive which is of con-
stant amplitude dependent upon the predetermined maximum value of I o. This
base drive is applied in a pulse train as indicated in Figure 66.
x b
_b_
Figure 66. Power Switch Base Drive Waveform
The output voltage is then determined ( approximately ) by the duty-cycle, of
the applied base drive ( plus storage time effects ) according to the following
relationship:
V o = Vin ot ( II- 2)
The output current, I o, up to the switch capability is determined by output volt-
age and _ A resist_nce•va_ (assuming Lo remains linear ).
V o
Io= LL (11-3)
Should Io exceed the switch capability, the power transistor will no longer act
as a switch but will "come out" of saturation. This, of course, results in
high transistor dissipations and the possibility of secondary breakdown. Also
in this event, the equivalent circuit shown in Figure 65 no longer applies.
The dissipative regulator, however, operates with a continuous base drive
rather than time modulated drive as for the PWM regulator. In addition, this
drive is delivered in a proportional manner dependent upon load up to the design
maximum load. Here, the output voltage, V o, is given by
Vo = IoR L
where I o is determined by the amplitude of the drive to the dissipative element.
A plot of drive as a function of load resistance, R L, for constant output voltage
would appear as shown in Figure 67.
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Figure 67. Dissipative Element Drive as a Function of Load Resistance
for a Constant Output Voltage
Current limiting of the dissipative regulator may be achieved merely by limiting
drive to the control element wherein the regulator is transformed from a con-
stant voltage device to a constant current device having the characteristic shown
in Figure 68.
w
m
er
f I o
CONSTANT
I
t __/_-Vo CONSTANT I
I I
i I
I I
RL,LOAD RESISTANCE
Figure 68. Dissipative Regulator Drive Characteristic for Current Limiting
The major design constraint for the dissipative regulator in the current limiting
mode of operation is that the dissipative control element be capable of reject-
ing the heat generated due to the high power dissipation in this mode.
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Since the basic control Equation (1I-2) of the PWM regulator offers no mechanism
similar to that indicated in Figure 68, another means was employed to implement
current limiting.
It can be inferred from Equation (II-2) that output voltage control is the sole
method available with which to affect the desired function. Therefore, circuitry
was designed which would effectively reduce output voltage with increasing
load current. (This is contrasted with the dissipative regulator in which direct
current control is possible. ) The net result of this mode of control is illustrated
in Figure 69.
Without limiting, the overload current is determined by the regulated voltage
and the overload resistance. With limiting, the overload current, as indicated,
is much lower.
A detailed functional block diagram of the regulator in the current limiting mode
is shown in Figure 70. The current sensor produces an output voltage propor-
tional to the peak value of output current which is compared with a reference
voltage. The difference, "e", is sensed by an amplifier with a threshold which
allows no amplifier output unless "e" as indicated becomes negative. At this
point, a signal is issued to the modulator which causes a reduction in power
switch duty-cycle. The resulting duty-cycle is proportional to the magnitude
of "e" The output voltage then falls as the duty-cycle is reduced.
Circuit details are shown in the schematic diagram, Figure 63. Power hand-
ling circuitry has already been described and needs no further discussion. The
current sensor, L 5, shown in Figure 63, Sheet 1, is a series-connected saturable
reactor driven by the square-wave inverter shown in Figure 63, Sheet 2 (Q39,
T1 and associated components. ) The sensor output is delivered via the impedance
transformation stage, transistors Q41 and Q42 and associated components to the
difference amplifier, transistor Q18 (Q37), shown in Figure 63, Sheet 1. This
difference amplifier provides gain and threshold functions for the loop. The
reference voltage is set with potentiometer R42 (R95). The current signal out-
put from transistor Q18 (Q37) is delivered to the base of modulator input tran-
sistor Q13 (Q32) where it acts to alter the power switch duty-cycle. Whenever
an output signal appears at the collector of transistor Q13 (Q32), indicating an
overcurrent condition, transistor Q9 (Q28) will be driven on. Capacitor C2
(C10) averages the output from transistor Q9 (Q28) and presents a smooth
input to transistor Q8 (Q27). The output from transistor Q8 (Q27) inhibits the
bus comparator from switching fine regulators clue to low bus voltage in the
current- limiting mode.
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4. PERFORMANCE
a. VOLTAGE REGULATION MODE
The voltage regulation of the PWM regulator was temperature
tested over a temperature range from -20°C to +70°C. Load and line regulation
characteristics at temperatures of -20°C, and +25 °C, and +70°C are presented
in Figures 71 through 78. The change in output voltage due to temperature,
line voltage, and load current is presented in Table 14.
TABLE 14. REGULATION OF PWM REGULATOR
DURING TEMPERATURE TESTS
Parameter
Temperature
Line Voltage
Load Current
Range
-20°C to +70°C
-26 to -38 volts
1 to 20 amperes
A VR M aximum
( millivolts )
130
140
70
( percent )
0.53
0.57
0.29
24.80
L/) 24.70
0
>
n
0
24.60
24,50
26
I I I I I I I I I I I
-20OC
25°C
70Oc
I I I I I I I I I I I
28 30 32 34 38
INPUT ( VOLTS )
Figure 71. Output Voltage of PWM Regulator as a Function of Input Voltage
for a Constant Load Current of 1 Ampere with Temperature as a
Parameter
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Figure 72. Output Voltage of PWM Regulator as a Function of Input Voltage
for a Constant Load Current of 2 Amperes with Temperature as
a Parameter
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Output Voltage of PWM Regulator as a Function of Input Voltage
for a Constant Load Current of 5 Amperes with Temperature as
a Parameter
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Figure 74. Output Voltage of PWM Regulator as a Function of Input Voltage
for a Constant Load Current of 10 Amperes with Temperature
as a Parameter
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Figure 75. Output Voltage of PWM Regulator as a Function of Input Voltage for
a Constant Load Current of 20 Amperes with Temperature as a
Parameter
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Figure 77. Output Voltage of PWM Regulator as a Function of Load Current
for a Constant Input of 32 Volts with Temperature as a Parameter
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Figure 78. Output Voltage of PWM Regulator as a Function of Load Current
for a Constant Input of 38 Volts with Temperature as a Parameter
A summary of regulator efficiency as a function of load power and temperature
is shown in Figure 79. The minimum efficiency of 83 percent occurred at a
power output, Po' level of 120 watts, with an input of -38 volts, at a temperature
of 25°C, as shown in Figure 79.
This value represents the overall efficiency of the breadboard electronics mod-
ule and includes the following circuits:
( 1 ) Current-limited PWM regulator,
(2) Regulated bus comparator (make-before-break),
( 3 ) Two auxiliary regulators, and
(4) Solar bus and regulated bus current telemetry.
Generally, it can be concluded that neither regulation nor efficiency was adversely
affected by temperature.
Regulated-bus-ripple voltage data, obtained as a function of input voltage, load,
and temperature is presented in Table 15. A maximum ripple of 75 millivolts
peak-to-peak was noted at -20°C at an input voltage of -38 volts and a load
current of 20 amperes. This specific ripple waveform and amplitude is shown
in Figure 80.
Photographs of the oscilloscope trace of the output-voltage response of the con-
stant-frequency PWM regulator were taken at various levels of input voltage
and load current, and with 4-ampere load current step transients applied. The
4-ampere load current step was adjusted for a 50-percent duty cycle and a 50
cycle-per-cycle repetition rate. These regulated bus voltage responses to a
step load of 4 amperes are shown in Figures 81 through 83.
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TABLE 15. REGULATED BUS RIPPLE VOLTAGE AT A 
TEMPERATURE OF -2OOC 
Vin 
(Volts ) 
-26 
-38 
-26 
-30 
-38 
-26 
-38 
Temp 
( " C )  
-20 
' -20 
+2 5 
+2 5 
+2 5 
+70 
+70 
Peak-to-Peak Ripple Voltage (mil l ivol ts)  
At  IL of 
4 amperes  
5 
50 
5 
30 
50 
5 
45 
~~ 
A t  IL of 
20 amperes  I A t  IL of 12 amperes  
5 
50 
5 
30 
50 
5 
45 
5 
75 
5 
40 
70 
5 
50 
4 50 MICROSECONDS 
- 
T 
L50 MILLIVOLTS 
Figure 80.  iviaximum Rippie on Iieguiated Bus at Temperiiiui~e 01 -26' 2 ,  an 
Input Voltage of -38 Volts, and a Load Current  of 20 Amperes 
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Figure 81. Responses oi  P W M  Regulator t o  a Transient  Current  Pulse 
(100-Microsecond Rise  Time ) of 4 Amperes a t  a Load Current  
of 4 Amperes and a Temperature  of 25OC 
The t r aces  indicate for  worst-case response conditions at  an input voltage of 
-26 volts, that the regulator has :in output fluctuation of 1 . 2  volts f rom the 
aver  age. 
Since the 1.2-volt fluctuation from the average output voltage occurred at the 
-26 volts unregulated bus level ( Vin), t e s t s  w e i x  performed to determine the 
minimum value of unregulated bus volt,age level necessary  for  AVO to be l e s s  
than 0.5 volt. 
voltages less  than -29. 0 volts :it 3 tcmpernturc  of -20OC. At temperatures  of 
25OC and 7OoC, A Vo w m  0. 5 volt, niaximum l o r  :in input voltage of l e s s  than 
The data showed th:it A V w a s  0. 5 volt maximum fo r  input 
0 
-27.5 volts. 
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4 L 5 MILLISECONDS 
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Figure 82. Responses of PWM Regulator to a Transient Current  Pulse  
( i00-Microsecond Rise Time ) of 4 Amperes at a Load 
Current  of 4 Amperes and a Temperatur  of 7OoC 
The output impedance of the PWM regulator was measured and data obtained 
with frequency as the independent variable. The resul ts  at temperatures  of 
-2OoC, +25'C, and +7OoC a r e  shown in Figure 84. The worst  case condition 
( resul t ing in  maximum output impedance ) with an input of -27 volts and aver-  
age load cur ren t  of 4 amperes  was used to  obtain the data. .  
b. CURRENT LIMIT MODE 
The cur ren t  l imit  capability of the regulator was temperature  tested 
ove r  a temperature  range from -2OOC to +7OoC. 
1 0 3  
--c( k 5  M I L L I S E C O N D S  
1 
0.2 V O L T  
( a )  INPUT O F  - 3 8 V O L T S  
4 L 5 M I L L I S E O N D S  
( b )  INPUT OF - 2 9 V O L T S  
0 5  VOLl 
4 k 5 M I L L I S E C O N D S  
( C )  I N P U T  O F  - 2 6 V O L T S  
Figure 83. Responses of P\\'bl Rcgulator t o  a Tminsient Current  Pulse  
(100-Microseconcl Rise  Time ) of 4 Amperes  at  a Load Current  
of 4 Amperes and :i Temperature of -20°C 
Dynamic tests of the cur ren t  l imit  cap:ibility of the 1VI'R.I regulator were per- 
formed by applying an instantnntous shor t  c i rcui t  on the output of the regulator 
and monitoring the output cur ren t  a t  the inception of the short .  The response 
of the output cur ren t  :it the a1)plication of a sho r t  c i rcui t  for tempera tures  of 
+2S0C , +7OoC. niitl -20 C .  and Input voltages of -38 mid -2G volts are shown 
in Figures 85 through 8 7 .  
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Figure 84. Output Impedance of PWM Regulator as a Function 
of Frequencv with Temperature as a Parameter  
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Figure 85. Response of PWM Regulator t o  Short Circuit 
at a Temperature of 25OC 
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Figure 87. Response of PWM Regulator to Short Circuit  
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The aforementioned test was performed primarily to determine if the current
limit circuit was operating as anticipated. Actually, a battery tap (as explained
earlier) is used to blow fuses on the shorted regulated bus. Data showing the
response of the output current with the battery tap system incorporated is given
in the "Fuse Study" paragraph in Section I of this report. The effectiveness of
the current limit for protecting the regulator, and the battery tap for igniting
the fuses is quite evident from the data in the "Fuse Study" paragraph in Section I.
The current limit was also tested under static loading conditions at temperatures
of -20°C, +25°C, and +70°C. Data from this test are given in Figures 88 through
90.
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O. MECHANICAL DESIGN
1. General
Internal packaging design configuration for the electronics module
was completed during this quarterly period and finalization of assembly drawings
and detail parts requirements is now in progress. The unit packaging design
concept remained as presented in the Quarterly Report No. 2 with relocation of
parts occurring only in the printed circuit board area and in the EMI compart-
ment. A layout of the proposed electronics module is shown in Figure 9i.
2. Printed-Circuit Boards
The additional part requirement for circuitry added through
contract modification No. 3 required the relayout and redesign of all printed
circuit boards other than the regulated bus comparator board. In addition, it
was necessary to add three boards in the EMI compartment for those added
parts closely associated with the PWM regulator switching network. The num-
ber of fused loads required for the spacecraft was received from GE on
May 19, 1966, and fuse board redesign based on this information is in progress.
Fuse size for a specific spacecraft board has not as yet been established by
NASA
3. Connectors and Wiring
Preiiminai_y wiring desi_a_ and drafting layouts to interconnect all
modified printed circuit boards and housing-mounted components within the
electronics module has been completed. To provide additional connector pins
for external relay connections associated with the shunt limiter power transis-
tor dissipating elements, a 15-pin connector was added on the module. With
this addition, and reassignment of other connector functions, the breakdown of
connector assignment is as follows:
Module Top (Array Side)
Jl: 50-pin connector
• Auxiliary load controller connections
• Trickle charge override commands
• Bus comparator ground commands
• Shunt limiter/battery connections
J2: 50-pin connector
• Unregulated spacecraft loads
• Spacecraft ground connections
J3: 25-pin connector
Solar array input and returns
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J4: 25-pin connector
Ground power input and returns
J5, J6, J7, and J8: 50-pin connectors
Regulated Bus and fused loads
Module Bottom ( Earth Side )
J9: 50-pin connector
Battery discharge and return connections
J10: 25-pin connector
Telemetry connections
Jll: 50-pin connector
• Battery charge connections
• Trickle charge override signals
• Minus 23.5-volt bus to battery connections
J12: 15-pin connector
Minus 24.5-volt bus to battery connections
J13: 15-pin connector
Test points
J14: 15-pin connector
Minus 24.5-volt bus battery connections and battery returns.
Specific connector pin assignments for the spacecraft boards and power subsys-
tem interconnections are in the process of being assigned based on recent in-
formation received from GE concerning spacecraft wiring. The power subsystem
connection list, SK1846210, is being updated to rcfiect all new connector/pin
designations.
4. Weight
The total estimated weight of the electronics module at the present
time is 23.82 pounds. This is broken down as follows:
(1) Housing, covers and brackets 6.87 pounds
(2) Board assemblies, including components (11) 3.36
(3) Harness board assembly, connectors, harness,
terminal boards and miscellaneous electronic
components 4.37
(4) Capacitor and heat sink assemblies including
components (4) 3.47
(5) Miscellaneous electronic parts, hardware,
conformal coating and EMI filters 5.75
Total Weight 23.82 pounds
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The increase in weight from the 19.22 pounds previously reported is due to the
addition of parts required for contract modification number 3.
5. Mechanical Analysis
A mechanical analysis of the Nimbus-B electronics module assembly
( 1759712 ) was performed using essentially the same criteria that was used in
analyzing the battery module. Details of the electronics module mechanical
analysis will be supplied at a future date. The analysis determined the capability
of certain critical items of the electronics module to meet the specified environ-
mental design requirements 4 and installation load requirements 5. The analysis
was performed concurrently with the design effort. Any changes considered
necessary were coordinated with the responsible design engineer.
Dynamic loads used on the analysis are based on a preliminary weight control
report issued March 7, 1966. The transmissibility factors assumed are based
on data from vibration test results of comparable hardware 6, 7. Limit load
factors of 1.15 and 1.25 were assumed for the analysis.
The critical items that were analyzed included the electronics module housing,
mounting bracket, cover and boards. The results of the analysis of the elec-
tronics module housing ( 1759711 ) are indicated in Table 16.
The critical section of the mounting bracket ( 1768188 ) is in the ear attachment
to the electronics module housing. The maximum combined shear and bending
stress was computed at 31,800psi with a margin of safety of +0. 132. The
analysis conservatively assumed only two out of the four lugs were effective in
supporting the container. It is recommended that normal satisfactory torque
values are used on installing the mounting bracket to the unit as well as mounting
the unit to the spacecraft.
Buckling of the cover (1768160) due to local installation loads was considered
and found to be below allowable limits. Dynamic load effects were satisfactory
since there are no components mounted to the cover.
4 "Nimbus-B Environmental Design Loads, " S-653-P-14, Goddard Space Flight
Center, June 29, 1965.
5 "Solar Power Subsystem Mechanical Interface, "GE Dwg. ER47E207677,
August 13, 1965.
G "Mechanical Vibration Test Report for the Mock-Up CG Assembly" (1759245)
P-417 Brock IV Program, M. Wadiaeff and R. Bergman, January 31, 1965.
7 "Mechanical Vibration Report for the Command Decoder," Lunar Orbiter
Project, R. Bergman and F. Forbes, February 22, 1965.
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TABLE i6. RESULTSOF MECHANICAL ANALYSISOF CRITICAL HOUSINGITEMS
Housing Item
Birtcher Support Plate
Filter Support Plate
RF Gasket Flange
Birtcher PCB-Tainers
Natural
Frequency
(Hertz)
113.3
Margin
of
Safety
+0.078
Critical Load
Sinusoidal vibration
load of 86.2 g in
thrust axis
Sinusoidal vibration
load of 57.5 g in
transverse axis
Recommendation
Sinusoidal test critical
for design
Minimum thickness of
0.070 inch recom-
mended. It is also
recommended that
componentL6 and
other large compo-
nents be potted to the
plate to reduce local
effects on the plate.
63.3 +0.323
+0.172 Local installation
load of 1441bs.
Dynamic load of
120 g
Increase section of
base of flange lip.
Use 0.010-inch
thick retaining clip
Table 17. provides a summary of the results of the module board analysis.
The maximum board deflection and the maximum bending stress are based on
a 69.0-g sinusoidal response load which includes a 1.15 limit load factor and a
transmissibility factor of 6. The board analysis assumes that the board hous-
ing cover supports the board ends. in order to meet recommended deflection
requirements, it is recommended that boards A3, A4, A6, and A7 be stiffened
with cross ribs similar to board A5. This would reduce the maximum deflection
by approximately a factor of 2.0.
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TABLE 17. RESULTSOF MODULE BOARDMECHANICAL ANALYSIS
Board
AI
A2
A3
A4
A5
A6
A7
A8
Weight
(lbs.)
0.21
0.21
0.47
0.47
0.36
0.41
0.52
0_54
Maximum Board
Deflection
(in.)
0.0182
0.0182
0.0200*
0.0200"
0.0161"
0.0176"
0.0227*
0.0232*
Maximum Natural
Bending Stress Frequency
(psi) (Hertz)
1810
1810
2545*
2545*
1980'
2215"
2860*
2915"
192.8
192.8
177.2
177.2
205.0
189.7
166.5
165.0
* Calculations of deflection and bending stress for boards A3 through A8 are
based on boards stiffened with a 0. 125-inch wide by 0.10-inch high cross
rib.
6. Thermal Analysis
a. METHOD OF ANALYSIS
A thermal analysis of the electronics module was performed to
determine the adequacy of the proposed module design which would permit
operation of the unit at established thermal qualification test levels, and to
recommend corrective modifications, if necessary, which would guarantee
such operation. Orbital-average temperatures (based on a constant 25°C
environment) were also established.
The method of analysis used and the results obtained are briefly discussed
in the following paragraphs. A detailed description of the analysis will be
supplied at a future date.
An analytical model of the unit was constructed to accomplish the analysis.
The basic module structure was resolved into 54 isothermal nodes (surfaces).
Internodal conduction and radiation coupling factors were calculated. In order
to establish average node temperatures for a particular environment and mode
of operation, power dissipations of components attached directly to a node or
attached by means of a mounting bracket to a node were assumed to be uniform-
ly distributed over that node. RCA Thermal Design Computer Program XIV
was then used to obtain the average node temperatures.
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Critical component temperatures (transistor junctions, etc. ) were calculated
by considering the component to be situated in this local ( nodal ) environment.
A set of average node temperatures was obtained in this manner for spacecraft
environments at 55°C and at 25°C.
The space environment at 55°C, of course, yields maximum temperatures;
while a space environment at 25°C yields temperatures more indicative of the
actual temperatures which will be experienced in flight.
b. MODES OF POWER TRANSFER
Power transfer from the module to the environment occurs in one
of the following modes:
(1) Conductive Transfer from the Package to the Spacecraft
Structure through the Four Mounting Lugs
The four mounting lugs were included in the analysis only
as conduction paths, i.e., the lugs were given no nodal representation in the
analytical model. The spacecraft structure was taken to be at temperatures
of 55°C and 25°C.
( 2 ) Conductive Transfer from the Module to the Spacecraft
Radiation Plate through a Pressure Joint
The conduction-area ( on the out-board face of ........L_lvm_,u_,_"l^ )
is used for this transfer. The interstitial space between this out-board face
and the radiation plate was assumed to be filled with Ecco-bond C grease ( 5-
mils thick with a thermal conductivity of 0.71 watts/in/C ° ). These values
correspond to an area conductance of 142 watts/in2/C ° through the joint. This
assun_ption is equivalent to assuming that the temperature of the out-board face is
near to the temperature of the radiator plate; a condition one would expect to
observe in practice. This latter temperature was taken to be 55°C and 25°C.
(3) Radiative Transfer from the Bottom Face of the Module to
Space
In the ana!_¢ica! model, " space" was assumed to be a planar
surface with emittance equal to unity and at a temperature of -30°C.
The other faces of the module were assumed to be insulated from the space-
craft, since the emittance of the basic external surface finish of the module
( an iridite) is near 0.10 and the temperature differences between these module
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faces and the spacecraft environment is not expectedto be great.
The spacecraft temperature of 55°C represents the maximum temperature
which will be observed on the radiator plate and mounting flanges during a
single orbit. The orbital-average value of these temperatures is in the neigh-
borhood of 25°C.
c. ELECTRICAL POWER DISSIPATION
The following power dissipations were used to establish the average
node temperatures for a space environment at 55°C and at 25°C.
(1) Space Environment at 55°C
For each component, the maximum power dissipation levels
were considered to be continuous during both the daytime and nighttime por-
tions of the orbit. These values were averaged over the orbit to obtain a single
maximum value which is given in Table 18.
(2) Space Environment at 25°C
The orbital average power dissipation levels indicated in
Table 19 were used for each component.
Transistor junction temperatures, etc. were established by determining the
temperature differences required to transfer the power dissipated ( obtained
from the Part Work Sheets) to the nodes which surround the component.
d. RESULTS
The analysis indicated that no themal problems exist in the present
design configuration. The present provision of heat-sinks for the major power-
dissipating components is adequate enough to provide relatively low tempera-
ture levels in the 55°C external environment.
H. AUXILIARY REGULATOR
A complete series of breadboard tests were performed on the auxiliary
regulator over the temperature range from -10°C to +70°C. The regulation
capabilities of the circuit with a load change from 0 to 1 ampere, an input
voltage change from -26 to -39 volts, and a temperature change over the temp-
erature range previously specified are presented in Figure 92. The total devi-
ation is from -23. 478 to -23.528 volts. This range is greatly under the
specification limit of ± 0.5 volts.
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TABLE 18. MAXIMUM POWER DISSIPATION LEVELS
Item
C/B A1
C/B A2
C/B A3
C/B A4
C/B A5
C/B A6
C/B A7
C/B A8
Q2 or Q20
R6
R8
R9
L2
T
1__ ,.e
L6
Qll + Q56
Q12 - Q19
Q44
Q48
Q60
Q61
CR44 + CR45
C7 + C8
Q3 or Q22
Q4 or Q23
Night
Maximum (watts)
0.4
0.4
2.8
1.8
0.6
1.6
1.3
1.4
19.0
1.7
0.4
2.5
1.3
1.2
2.8
0.0
7.9
0.3
1.3
0.1
0.1
1.5
0.5
3.3
1.2
Day
Maximum (watts)
0.4
0.4
2.5
1.8
0.6
1.7
1.5
1.4
12.0
1.7
0.8
2.5
1.0
1.6
2.8
4.0
4.0
0.7
2.5
0.2
0.3
3.5
2.5
3.4
2.7
Average (watts)
0.4
0.4
2.62
1.8
0.6
1.68
1.45
1.4
14.45
1.7
0.67
2.5
1.11
1.48
2.8
2.71
5.34
O.57
2.12
O.16
0.23
2.87
1.86
3.4
2.23
56.6
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TABLE 19. ORBITAL-AVERAGE POWER DISSIPATION LEVELS
Item
C/B A1
C/B A2
C/B A3
C/B A4
C/B A5
C/B A6
C/B A7
C/B A8
Q2 or Q20
R6
R8
R9
L2
L5
L6
Qll + Q56
Q12 - Q19
Q44
Q48
Q60
Q61
CR44 + CR45
C7 + C8
Q3 or Q22
Q4 or Q23
Night
Average (watts)
0.3
0.3
2.5
1.8
0.6
1.6
1.2
1.4
9.0
1.7
0.3
2.5
0.5
0.6
1.5
0.0
4.5
0.25
1.0
0.1
0.1
1.1
0.2
3.2
1.0
Day
Average (watts)
0.3
0.3
2.5
1.8
0.6
1.7
1.4
1.4
7.0
1.7
0.7
2.5
0.5
0.9
2.0
4.5
0.5
0.7
2.5
0.2
0.3
3.0
1.5
3.4
2.7
Orbital
Average (watts)
0.3
0.3
2.5
1.8
0.6
1.7
1.3
1.4
7.65
1.7
0.57
2.5
0.5
0.80
1.84
3.05
1.78
0.56
2.02
0.17
0.235
2.73
1.08
3.34
1.75
42.2
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Figure 92. Auxiliary Regulator Output Voltage as a Function of Load Current with
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The regulator is capable of producing the desired output voltage with an input
voltage of as low as -24.5 volts at full load current as shown in Figure 93.
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-23.50
In
0 -23.00
I'-
a. -22.50
I'-
0
)-22.00
I,--
J
(D -21.50
b.I
-21.00
T =70°C
-IOOC
-20.50
-22.0 -23.0 --24.0 -25.0 - 26.0 -- 27. 0
REGULATOR INPUT (VOLTS)
Figure 93. Auxiliary Regulator Output Voltage as a Function of Input Voltage
for a 1.0-Ampere Load Current with Temperature as a Parameter
The dynamic output impedance rises from a minimum of 0. 004 ohm at a fre-
quency of 10 hertz to a maximum of 1.35 ohms at 100 kilohertz, as shown in
Figure 94.
The regulated bus response to a repetitively switched load from 0.5 to I ampere
with 100-microsecond rise and fail periods is shown in Figure 95. The maximum
voltage excursion is ± 20 millivolts at 25°C with a recovery time of approximately
100 microseconds.
The output response to an input voltage repetitively switched between -26 and
-36 volts with 50-microsecond rise and fall periods is a maximum output devia-
tion of • 18 millivolts as shown in Figure 96. The waveform of the input voltage
change is shown in Figure 97.
The ability of the regulator to reduce input ripple variations was measured for
a constant input voltage ripple of 1o 0 volt peak-to-peak, the output voltage ripple
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was as small as 0.05 millivolts peak-to-peak at -10°C and low frequencies to
as great as 220 millivolts peak-to-peak at -10°C and 100 ......._l,u,_._..,--'_ as st,_m......
in Figure 98.
The regulator feedback loop rolls off smoothly from a maximum low frequency
gain of 68 db to 0 db at 25 kilohertz with a phase margin, _bm, of 83 degrees,
as shown in Figure 99.
I. SHUNT DISSIPATOR
The shunt dissipator was subjected to a series of breakboard tests at
temperatures from -10°C to +70°C. The dynamic regulation characteristics
of the circuit is shown in Figure 100. The total change in shunt dissipator or
solar array bus voltage is from -37. 975 volts at 0.1 ampere and 70°C to -38.148
volts at 14 amperes and -10°C or a total change of 0.173 volts. The 14-ampere
current represents the full shunt capability of the circuit with either a seven
module or eight module system.
The load sharing between modules as a function of both temperature and total
shunt dissipator current is presented in Table 20. The maximum deviation
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Figure 97. Input Waveform to Auxiliary Regulator Repetitively Switched at a 
100-Hertz Rate with Rise  and Fal l  Per iods  of 50 Microseconds 
between any one module and the average of all the modules is 5 . 8  percent at 
a total load of 14 amperes  and a temperature  of 70°C. 
The load sharing capability with the seven module system is presented in Table 
21. The dynamic output impedance of the shunt diss ipator  as a function of 
frequency under the conditions of 7-ampere load and temperatures  of -10°C 
and +7OoC are  shown in Figures 101 and 102 respectively.  The impedance 
has  a minimum value of 0.01 ohms a t  low frequencies and a maximum value of 
0.23 ohms at 100 kilohertz, both at -10" C. 
The loop stability character is t ics  of the shunt dissipator are shown in Figure 
103. The  circuit e'xhibits a maximum loop gain of 41 clB at low frequencies and 
operating from a source having a resis tance of 1 ohm ( t h i s  is equivalent t o  a 
loop transconductance of 1 1 2  mhos o r  1 1 2  amperes  p e r  vo l t )  and ro l l s  off to  
0 dB at 3. 8 kilohertz with a phase margin of 80 degrees .  
J .  REGULATED BUS COMPARATOR 
The breadboard circui t  of the regulated bus comparator  was tested in 
conjunction with the -24.5-volt PWM regulator ovcr  the lemperature  range f rom 
-1OOC to +7O0C and found to work satisfactorily.  
volt regulated bus during ground coni mand ..witching a t  t empera tures  of -10' C ,  
+25"C. and +70"C, and with a regulated bus load cu r ren t  of 18 amperes  are shown 
in F igurcs  104. 105 ,  :ind 10G. respectively. Tests were  made with the two 
regulators set :is c.losc> :IC' possible ( lO-niilIivolts scparntion at 25°C and 70°C 
and 5-millivolts separation :it -10- c ) \vith regxrd  to  thc regulxtion levels of 
each, and with thc two regulation levels purposely separated by 100 millivolts. 
The  responses  of the -24.5- 
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When the regulators were switched from the one with the lower setting to the
one with the higher setting, the voltage excursions were in the negative direction;
when the regulators were switchedfrom the one with the higher setting to the
one with the lower setting, the voltage excursions were in the positive direction
as shown in Figures 104 through 106.
With the regulators set as close as possible, the maximum change in bus volt-
age is 0.1 volt at 25°C, as shown in Figure 105 (a) and (b}. With the regula-
tion levels separated by 100 millivolts, the maximum change is 3 volts, as
shown in Figure 104 (d). In practice, however, the regulators will initially be
set as close as possible and are not expected to drift apart by an amount as
excessive as 100 millivolts. In addition, the probability is that the regulators
will be switched under much lighter load conditions than 18 amperes; therefore,
the output capacitors will better be able to sustain the regulated bus voltage
during the switching operation.
The variation of the regulated bus comparator trip levels as a function of temp-
erature is shown in Table 22. On the lower trip point, the nominal level is -23.0
_=0.5 voltand the circuitvaried between -22.93 volts at +70°C and -23.07 volts
at -10°C. The upper trip point nominal level is -26.0 _= 0.5 volt and the circuit
operated from -26.02 volt at -10°C to -26.06 volt at +70°C.
126
-38.150
-38,130
-38.1 I0
-38.090
U)
o
b.I °38.070
(.9
<[
I--
.-J
0
F- -38,050
(1.
Z
-38,030
- 38.0 tO
- 37,990
" 37.970
-iOoC
I I I I I
0 2 4 6 8 I0
ZIN, INPUT CURRENT (AMPERES)
I I
12 14
Figure 100. Regulation Characteristics of Shunt Dissipator
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TABLE 20. LOAD SHARINGOF SHUNTDISSIPATORWITH EIGHT MODULES
Input Temperature
Current (o C)
( ampere s}
2
4
6
8 -I0
I0
12
14
2
4
6
8 25
I0
12
14
2
4
6
8 70
I0
12
14
Mod 1 Mod 2:
0.254 0.2461
0.520 0.510
0.770 0.760
1.020 1.000
1.250 1.230
1.480 1.460
1.720 1.700
0.252 0.244
0.520 0.520
0.760 0.750
1.010 1.000
1.270 1.230
1.480 1.450
1.730 1.700
0.250 0.242
0.523 0.518
0.776 0.760
1.030 1.020
1.260 1.240
1 490 1.480
1.720 1.700
Current (amperes)
Mod3 Mod4 Mod5 Mod6 Mod7 Mod8
0°238 0.240 0.242 0.242 0.250 0.244
0.490 0.500 0.510 0.510 0.520 0.520
0.720 0.760 0.760 0.760 0.760 0.760
0.960 1.000 1.000 1.000 1.020 1.000
1.180 1.220 1.230 1.220 1.240 1.240
1.400 1.460 1.460 1.460 1.470 1.470
1.670 1.690 1.700 1.700 1.710 1.620
0.234 0.238 0,241 0.242 0.254 0.248
0.490 0.505 0.510 0,510 0.520 0.520
0.720 0,740 0,750 0.740 0.760 0.760
0,940 0.980 0,990 0.980 1,000 1,000
1.160 1.220 1.220 1.220 1.240 1.240
1.370 1.440 1,440 1.440 1,460 1.460
1.600 1.700 1.700 1.690 1.720 1.720
0.229 0.234 0.239 0.239 0.254 0.250
0.490 0.508 0.508 0.508 0.530 0.525
0.720 0.758 0,760 0.759 0.780 0.778
0.940 1.000 1.000 0.998 1.020 1.020
1.170 1.240 1.240 1.230 1.260 1.260
1.380 1.470 1.470 1.460 1.490 1.500
1.590 1.690 1.690 1.680 1.710 1.720
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TABLE 21. LOAD SHARINGOF SHUNTDISSIPATORWITH SEVEN MODULES
Input
Current
(amperes)
2
4
6
8
I0
12
14
2
4
6
8
I0
12
14
2
4
6
8
10
12
14
Current (amperes)
Temperature
(°C) Mod 1 IMod31 Mod4 IMod5 Mod6
0,288 0,270 0.272
0.590 0.550 0.560
0.870 0.820 0.850
-I0 1.140 1.080 1.120
1.420 1.340 1.400
1.680 1.580 1.650
1.920 1,850 1.910
0.286 0.266 0.272
0.580 0.540 0.570
0.860 0.800 0.840
25 1.140 1.060 1.120
1.400 1.300 1.380
1.680 1.560 1.640
1.900 1.820 1.900
0.284 0.261 0,266
0.600 0.560 0.580
O.OOa n._tA[ fl-_50
70 1. 160 1. 080 1. 130
1.430 1. 320 1.400
1.700 1.570 1.660
1.890 t.820 1.890
Mod 7 Mod 8
0.275 0.276 0.282 0.280
0.570 0.570 0.580 0.580
0.860 0.860 0.860 0.860
1.120 1.120 1.140 1.140
1.400 1.400 1.420 1.420
1.640 1.660 1.660 1.660
1.910 1.910 1.910 1.910
0.275 0.276 0.288 0.284
0,570 0.570 0.580 0.580
0.840 0.840 0,860 0.860
1.120 1.120 1.140 1.140
1.380 1.370 1.400 1.400
1.640 1.640 1.660 1.660
1.900 1.900 1.900 1.900
0,273 0.274 0.290 0.285
0.580 0.580 0.600 0.600
0.860 0.850 0.880 0.880
1.140 1.130 1.160 1.160
1.400 1.390 1.420 1.430
1.660 1,650 1.680 1.690
1.890 1.890 1.890 1.890
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Figure 103. Loop Stability Characteristics of Shunt Dissipator
at a Temperature of 25°C with a Shunt Current of
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The delay time of the bus comparator as a function of voltage changes on the
regulated bus for temperatures of -10°C, +25°C and +70°C is shown in
Figures 107, 108, and 109, respectively. This test simulates a regulator fail-
ure and the voltage change is that which occurs when a regulator goes from a
normal to a failed condition. The failure conditions where the regulated bus
increases in a negative direction are shown in Figures 107 (a), 108 (a), and
109 (a). The condition where the failure causes the regulated bus to decrease
is shown in Figures 107 (b), 108 (b), and 109 (b). The delay time is the time
from the instant the failure occurs until the switching operation is completed.
The delay is included purposely to prevent extraneous noise pulses from switch-
ing regulators. The greater the change in the regulated bus upon the occurrance
of a failure, the less delay time is required.
:)oo
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4 L-IOMILLISECONDS 0.1 V O L T 1  -b/ k l 0  MILLISECONDS 
( a )  S W I T C H I N G  FROM NO L T O  N O  I 
W I T H  NO I SET IO M I L L I V O L T S  
HIGHER T H A N  N 0 . 2  
( b ) S W l T C H I N G  F R O M  1\10 i 70 NO 2 
WITH NO. I SET IO MILLIVOLTS 
HIGHER T H A N  N 0 . 2  
4 k l 0  MILLISECONDS 2 VOLTS 7 4 IO MILLISECONDS 
( C )  SWITCHING FROM N O . 2  T U  NO. I 
W I T H  NO. I SET 100 MILLIVOLTS 
HIGHER T H A N  N 0 . 2  
( d j  S W l T C H i M G  F K U M  i<G. i T O  iU'o.2 
WITH N0. I  SET I O O M I L L I V O L T S  
HIGHER T H A N  N 0 . 2  
Figurc 104. lxcsponse of I3egulated BUS During Switching of 13cgul:Itcd 
I3us Comparator  at a Tempera ture  of -1O'C with Input 
o f  -21 Volts and Load Curren t  of 18 Ampcrcs 
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4 IO MILLISECONDS 0.1 VOLT IO MILLISECONDS 
( a )  SWITCHING FROM NO. 2 TO NO. I 
WITH N0. I  S E T  IO M I L L I V O L T S  
HIGHER T H A N  N 0 . 2  
. .  -* 
( b )  SWITCHING FROM NO. I TO NO. 2 
WITH N 0 . I  SET IO MILLIVOLTS 
HIGHER T H A N  N 0 . 2  
4 +IO MILLISECONDS 1.0 V O L T 1  --c) +IO MILLISECONDS 
( C )  SWITCHING FROM NO. 2 TO NO. I 
WITH N 0 . I  SET 100 MILLIVOLTS 
HIGHER T H A N  N 0 . 2  
( d )  SWITCHING FROM N 0 . I  TO N 0 . 2  
WITH N0.I SET 100 M I L L I V O L T S  
HIGHER T H A N  N 0 . 2  
Figure  105. Response of Regulated Bus During Switching of Regulated 
Bus Comparator at a Temperature  of 25OC with Input of 
-31 Volts and Load Current of 18 Amperes 
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TABLE 22. REGULATED BUS COMPARATOR TRIP LEVELS 
Temperature 
( “ C )  
-1 0 
+25 
+70 
Upper Tr ip  Lower Tr ip  
Level (vol ts  ) ~ e v e l  (vol ts  ) 
-26 .02  -23 .07  
-26 .02  -23 .02  
-26. 06 -22 .93  
------c( +IO MILLISECONDS 0.1 VOLT- 4 *IO MILLISECONDS 
I .  
+ 
(a )  SWITCHING FROM NO 2 TO NO I 
WITH NO. I SET IO MILLIMETERS 
HIGHER T H A N  N 0 . 2  
( b J  S W I T L H I N G  FROM NO I TO NO 2 
WITH N O  I SET IO MILLIVOLTS 
HIGHER T H A N  N 0 . 2  
(C) SWITCHING FROM N 0 . 2  TO NO. I 
WITH N 0 . I  SET IOOMILLIVOLTS 
HIGHER T H A N  N 0 . 2  
( d )  SWITCHING FROM NO I TO NO 2 
WITH NO, I SET 100 MILLIVOLTS 
HIGHER THAN N 0 . 2  
Figure 106.  Response of Regulated Bus During’ Switching of Regulated 
Bus Coinpnrator at a Tempera tu re  of 7OoC with Input of 
-31 Volts and Load Curren t  of 18 Ampcrcs  
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SECTION III
BATTERY MODULE
A. GENERAL
During this report period, the following technical studies were performed
in the development of the Nimbus-B battery module:
(1) Analysis of "Crane" cycling data for Gulton "Nimbus" type cells
was continued;
(2) Environmental tests were performed on a sample of six General
Electric engineering model cells;
(3) Preliminary curves were prepared indicating estimated battery
current, voltage and heat dissipation during various load
profiles; and
(4) Structural and Thermal Analysis of Nimbus-B Battery Module.
B. ANALYSIS OF"CRANE"DATA
Thirty Nimbus type cells each from General Electric and Gulton Industries
were submitted by NASA to the Quality Evaluation Laboratory of the U.S. Naval
Ammunition Depot at Crmn_e, Indiana. The "Crane" cycling tests consist of test-
ing six groups of five cells from each manufacturer at three temperatures (0 ° C,
25 ° C, and 40 ° C), and two depths of discharge (15 percent and 25 percent). The
data have been made available to AED for the first 3800 cycles for the 15 percent
depth of discharge tests, and the first 3200 cycles for the 25 percent depth of
discharge tests. The data for the General Electric cells were presented in the
Second Quarterly Report. This paragraph presents comparable data for the
Gulton cells. Figure 110 shows the "Crane" test results for Gulton cells; both
end-of-charge and end-of-discharge voltages are plotted as a function of
cycle number.
The data from Figure 110 have been cross-plotted on Figures 111, 112, 113, and
114 to show the average cell voltage at end-of-discharge both as functions of depth
of discharge and temperature, for time cycies of 2250 cycles, 2750 cycles, 3250
cycles and 3750 cycles, respectively. On the graphs showing end-of-discharge
voltage as a function of temperature two curves have been added to the experi-
mental curves for 15 percent and 25 percent depths of discharge by interpolation
and extrapolation of the end-of-discharge versus depth of discharge curves. For
3750 cycles, only the 15 percent depth of discharge data were available.
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Figure 111.
(b) CELL VOLTAGE VS. TEMPERATURE
Average End-of-Discharge Cell Voltage Versus Depth of
Discharge and Temperature at 2250 Cycles (168 Days}
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Figure 112.
(b) CELL VOLTAGE VS. TEMPERATURE
Average End-of-Discharge Cell Voltage Versus Depth of
Discharge and Temperature at 2750 Cycles (206 Days)
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(b) CELL VOLTAGE VS. TEMPERATURE
Average End-of-Discharge Cell Voltage Versus Depth of
Discharge and Temperature at 3250 Cycles (244 Days)
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1.4
Figures 115, 116, and 117 were prepared from the plots of end-of-discharge
voltage as a function of temperature by interpolation and extrapolation. These
latter three figures expand the "Crane" data for Gulton cells to give a clear
picture of end-of-discharge voltage as a function of cycle life for 10 percent
15 percent, and 20 percent depths of discharge and for I0 ° C, 20 _ C, 30 ° C, 35 ° C,
40°C and 45°C temperatures at each depth of discharge. From extrapolation of
the data presented in Figure 116 ( 15 percent depth of discharge ), a prediction
of cycling capability such as that included in Table 23 (4866 cycles are equivalent
to one year) can be made.
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Figure 116.
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Figure I17. Average End-of-Discharge Cell Voltage Versus Cycle
at 20-Percent Depth of Discharge
I
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TABLE 23. CELL CYCLE LIFE AT 15 PERCENT DEPTH OF
DISCHARGE AS A FUNCTION OF TEMPERATURE
Tempe rature
(°C)
i0
20
30
35
40
45
Number of Cycles at 15% Depth of Discharge
To 27.0 V/Module
4350
3950
3650
3350
750
50
To 26.5 V/Module
4650
4300
40 50
3850
3750
250
Figure 118 is a direct comparison of the "Crane" data for Gulton cells and
General Electric cells for a 30 ° C temperature. For the 15 percent and 20
percent depths of discharge the decline in end-of-discharge voltage for Gulton
cells is almost a direct function of the number of cycles, and is well below the
level of the General Electric cells. It is expected that cells procured for Nimbus
B by AED will show some cycling improvement since Gulton Industries has made
several design changes in the cells that were subjected to the "Crane" cycling
tests.
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C. ENVIRONMENTAL TESTS ON GENERAL ELECTRIC CELLS
1. General
A sample of six General Electric nickel-cadmium cells, part number
1849586, were subjected to vibration and acceleration tests at the levels specified
for prototype testing in the GSFC Specification "An Environmental Specification
for the Nimbus B Subsystems," S-653-P-14. The cells operated normally (at
a launch phase discharge rate) during the vibration and during the acceleration.
Electrical tests following the vibration and acceleration indicated no degradation
of electrical characteristics. There were no indications of mechanical damage
or deformation, or electrolyte leakage from any cell.
2. Procedure
The six sample cells, serial numbers 13-118, 13-125, 14-4, 14-70,
14-72, and 14-97, were part of the first shipment of Nimbus-B engineering model
cells from the General Electric Co. These cells are from the GE Lots 13 and 14
which together made up a shipment of 92 cells (44 from lot 13 and 48 from lot 14).
These cells were subjected to the acceptance testing along with all other cells in
the shipment in accordance with storage cell Acceptance Test Specification, RCA
Drawing No. 1750968. The sample GE cells were placed in Test Fixture No.
1704182 with the balance of the fixture filed with old Sonotone cells. The cells
were subjected to the vibration test according to Environmental Test Procedure
TE-Y-1514. A record of this test was logged in Environmental Log Book No.
29155, page 41. The cells were discharged at 0.70 amperes during the vibra-
tion and the cell voltages were continuously monitored with an oscilloscope to
detect any fluctuations. Following the vibration test, the cells were completely
discharged, given an electrolyte leak check, removed from the test fixture, and
given a physical examination. After being returned to the fixture, the cells were
subjected to a capacity test at 25°C.
The cells were subjected to the acceleration test according to Environmental Test
Procedure TE-Y-1518. A record of this test was logged in Environmental Log
Book No. 24738, page 67. The cells were discharged at 0.70 amperes during the
acceleration and the cell voltages were periodically monitored with a voltmeter
to detect any affect of the acceleration upon the normal discharge voltages. Follow-
ing the acceleration test, the cells were completely discharged, given an electro-
lyte leak test, a capacity test, an internal short test, and then removed from the
fixture for a physical examination. Completion of the physical examination con-
cluded the test.
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(1)
Results
There were no indications of any cell voltage fluctuations
during vibration.
(2) There were no indications of any affect of acceleration on
the cell discharge voltages.
(3) There was no electrolyte leakage from any cell following the
tests and no visible physical change in any cell.
(4) The electrical tests which were performed following the
environmental tests indicated no electrical degradation.
The electrical test data is given in Table 24.
TABLE 24. RESULTS OF SAMPLE GE CELL ELECTRICAL TESTS
Cell Serial
NO.
14-72
14-4
13-125
14-97
13-118
14-70
Capacity at 25°C (ampere-minutes)
Post
Vibration
Acceptance
Test
Post
Acceleration
159
158
147
i50
150
155
20-Hour Open Circuit
Voltage (Volts)
Acceptance
Test
154 154
155 155
151 145
151 i47
151 148
152 151
1.220
1.221
1.216
1.215
1.220
Post
Acceleration
1.202
1.205
1.196
I 4QQ
1.195
1.203
D. HEAT DISSIPATION IN STORAGE CELLS
A curve was included in the First Quarterly report estimating the heat
dissipation in the storage cells at 25°C during an orbit with a nominal load.
Since that report estimates have been prepared for heat dissipation under each
of the following conditions:
(i) 67 watt load at 25°C,
(2) 67 watt load at 35°C,
(3) 190 watt load at 25°C,
(4) 190 watt load at 35_C,
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(5) 50watt load at 25°Cwith auxiliary loads, and
(6) Maximum load at 25°Cwith auxiliary loads.
In these estimates, the heat dissipation for the cells in a module is found to vary
from 7.8 watts to 29.8 watts.
E° STRUCTURAL AND THERMAL ANALYSIS OF THE NIMBUS-B
BATTERY MODULE
Report "Mechanical Analysis Report on Nimbus B Battery Module" AED
No. R 2941 was issued April 6, 1966. This report covers the Structural and
Thermal Analysis of the Nimbus-B battery module during launch and orbital
environmental conditions. The battery module external structural configuration
is identical to that used on the original Nimbus program under contract NAS
5-943. The module housing for this program is supplied as GFE with only mini-
mum structural modifications permitted where functionally inadequate.
Internal system component design changes include a new electronics heat sink,
a module board and a new support bracket for the harness trunk, relay and two
diodes. These changes coupled with an increase in the sinusoidal vibration
thrust load level from 10 g to 15 g (15 percent increase) in the 5 to 200 cps
frequency range necessitated a review of critical stress regions of the module
housing. Transmissibility data used in the analysis was obtained from vibration
test data on a module using the General Electric cells in the original Nimbus
battery module.
Thermal constraints for the Nimbus-B battery module include identical mount-
ing in the spacecraft as the original Nimbus with the front face of the module in
direct contact with the spacecraft heat sink and the bottom surface radiative to
space. The battery module heat dissipating elements are mounted on the heat
sink bracket to the front face of the battery module. The maximum temperature
gradient of the "egg-crate" module side to which the cells are attached is limited
to t0°C. The thermal characteristics of the Nimbus-B module are comparable
to that of the original Nimbus module.
In conjunction with the above analytical support, a prototype test model will be
fabricated to the Nimbus-B configuration. It will be exposed to vibration and
thermal environmental conditions to verify the final design. Accelerometer and
strain gauge transducer data will monitor the vibration and acceleration tests.
F. CELL PROCUREMENT AND TEST
1. Procurement Requirements
The Nimbus-B energy storage system consists of 184 nickel-cadmium
storage cells assembled in eight batteries of 23 cells each. Each cell is assem-
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bled in a stainless steel container with an integral stud to facilitate attachment
to the battery module casting. The positive terminal of a cell is insulated from
the can by means of a ceramic seal.
The following significant physical and electrical requiremert s havebeen estab-
lished for procurement of Nimbus-B storage cells.
a. PHYSICAL REQUIREMENTS
( 1 ) Weight
The average cell weight in lots of ten cells shall be 198 + 4
grams. No individual cell shall weigh more than 206 grams or less than 190 grams.
(2 ) Dimens ions
(1) Diameter. 1.276 inches
(2) Length: 3. 530 inches overall
(3) Internal Pressure
The maximum internal gas pressure shall not exceed 150
pounds per square inch during a 48-hour charge at 0. 800 ampere at 25°C,
b. ELECTRICAL REQUIREMENTS
(1) Cell Capacity
Each cell shall be capable of meeting the performance
requirements of Table 25.
TABLE 25.
Temperature
(°C)
- 5
0
+15
+25
+40
+50
+55
CELL CAPACITY REQUIREMENTS
Capacity During Discharge
at 2.0 Amperes to 1.15 Volts
(ampe re- hours)
3.50
3.83
4.50
4.50
3.33
2.10
i.53
149
(2) Charge Retention
The minimum acceptable percent of initial capacity de-
livered on discharge after storage is given in Table 26.
TABLE 26. CHARGE RETENTION REQUIREMENTS
Storage
Temperature
(°C)
25
38
Storage Time
(days)
15
15
Percent of Capacity
Delivered After Stand
85
70
(3) Internal Resistance
The cell shall discharge at 30 amperes at a terminal
voltage above 0.84 volt.
(4) Electrode Ratio
Plates shall be matched such that the negative-to-positive
capacity ratio is a minimum of 1.25 to 1, exclusive of initial negative charge.
(5) Charging
Ceils shall be charged in accordance with Table 27.
TABLE 27. CELL CHARGE PROFILE
Tempe rature
(°C)
- 5
0
+15
+25
+40
+5O
+55
Time
(hours)
7
7
8
8
9
9
9
Charge
Current
( ampe re )
0.8
0.8
0.8
0.8
0.8
0.8
0.8
Maximum Terminal
Voltage During Charge
(volts)
1. 590
1. 575
1. 500
1. 480
1. 450
1. 430
1. 420
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(6) Internal Short
The cell shall exhibit a minimum voltage of I. i 50 volts dur-
ing a 20 -hour open circuit (stand) period following a 5-minute charge at 0.500 amperes.
2. Test Requirements
To assure that the storage cells will meet the Nimbus-B, system re-
quirements, tests are performed by the vendor and by RCA. The required tests
are outlined below:
a. VENDOR TESTS
(I)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
/N;
b. RCA
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(s)
Capacity at 25°C
Capacity at 50°C
Capacity at 0°C
Overcharge at 25°C
Vibration
Capacity at 25°C
Internal Short
Internal Impedance
Leakage
ACCEPTANCE TESTS
Leakage
Capacity at 25°C
Orbital Cycling
Capacity at 50°C
Capacity at 0°C
Capacity at 25°C
Internal Short
Leakage
Two hundred and sixty-one cells have been ordered for Nimbus-B prototype,
engineering model system and parametric study. To date, one hundred seventy-
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eight cells have been subjected to the tests outlined above. Detailed test result
summaries will be included in the next quarterly report.
On March 31, 23 accepted cells were released for assembly into the first engi-
neering model module and 27 cells were selected for use in the parametric study.
G. ENGINEERING MODEL MODULES
During the months of March, April, and May the fabrication of eight battery
modules was started. The status through May is as follows:
(1) Rework of eight Castings (1173794-501) and Dust Covers (1173555-27)
was completed.
(2) Fabrication of eight Electronic Board Assemblies (1759578) was com-
pleted. Electrical _testing of one Electronic Board (Serial No. 001 ) was
performed in accordance with RCA Specification 1750978 with satisfactory
results.
(3) Fabrication of one Heat Sink Assembly (1849558) was completed.
Electrical testing of this heat sink was performed in accordance with
RCA Specification 1750979, Revision A with satisfactory results.
H°
(4) The following test specifications were issued during this quarter:
(1) Nimbus-B Electronic Board Test Procedure, 1750978
(2) Nimbus-B Heat Sink Test Procedure, 1750979
(3) Nimbus-B Battery Module, Electronics Test Procedure,
TP-CT- 1759580
(4) Nimbus-B Battery Module, Storage Cell Test Procedure,
TP-BT- 1759580
(5) Nimbus-B Battery Module, Telemetry Calibration Test
Procedure, TP-TM- 1759580
BATTERY CONTROL AND PROTECTION CIRCUITS
1. General
The electronics of the Nimbus B battery module has been developed to
serve three major purposes. Its primary function is to control the recharging
of the nickel-cadmium battery contained in the battery module. The second
purpose is to provide analog signals proportional to battery parameters for the
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spacecraft telemetry subsystem. The third function of the battery module elec-
tronics is to provide a means whereby certain ground commands received via
the spacecraft telemetry subsystem can be executed.
The battery module also contains one of the dissipating legs for the spacecraft
shunt limiter. Although this circuit bears no direct relationship to battery opera-
tion, the battery module provides a convenient location in the spacecraft from
which the heat dissipated by the shunt limiter may be rejected.
A functional block diagram of the Nimbus-B battery module is shown in Figure 119.
2. Circuit Description
a. BATTERY CHARGE CONTROLLER
The purpose of the charge controller is to protect the battery from
over-current, over-voltage, and over-temperature conditions while it is being
charged. The circuit performs this function by monitoring and operating upon
the following parameters:
(1) Battery charge current
(2) Battery temperature
(3) Battery terminal voltage
,_t.±_,_.... _,,,_.+-_,_1_._ circuitry was desia_ed_ to accept signal inputs corresponding to each
of the above parameters and to compare these inputs with built-in references.
Deviations or error signals are amplified and ultimately adjust battery charging
current in such a manner as to decrease the error. There are three normal
modes in which the charge controller might operate. These modes or regions of
operation are indicated in Figure 120.
(1) Region I Operation
In Region I, it is desired to maintain charging current as
close as possible to the maximum allowable current. In addition, any current
less than that required to maintain energy balance could result in a mission fail-
ure through insufficient charging. The tolerance requirements on the charge
current have dictated a closed loop or feecroack type of current regulating circuit.
Figure 121 shows a block diagram of the current regulator. In Figure 121 the
symbol VR1 represents a reference voltage derived from a temperature-
compensating zener diode and a voltage divider. The symbol G i represents the
forward gain or transconduetance of the transistor circuitry and h represents
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the feedback element which senses battery current, IB, and transforms the
current level to a voltage level which is compared with VRi. The difference
between VR1 and the converted current level is the error, E, which activates
the forward gain to control the charge current.
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Figure 120. Normal Regions of Charge Controller Operation
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Figure 121. Current Regulator Block Diagram
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(2) Region II Operation
In Region II, it is desired to limit the voltage to which the
battery can charge. It is also desired to adjust this limiting voltage with battery
temperature in the manner suggested in Figure 122. Normally, at the beginning
of charge, the battery will cause the charge controller to operate in Region I,
the current limited mode. As the battery is charged, its terminal voltage and/or
temperature will increase. Should the voltage/temperature combination enter
Region II, the charge controller will sense this condition and act in such a manner
as to maintain the operating condition of the battery within this region. Since the
charge controller can operate directly on charge current and on other parameters
only as a function of charge current, the circuitry was designed to vary the current
in order to maintain operation in Region II.
Within Region II, the charge controller becomes essentially a voltage regulator
with an output voltage related to temperature. Figure 123 illustrates this mode
of operation.
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R
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Figure 123. Charge Controller Operation in Region II, Functional Diagram
If the gain, GL, is high, then it can be shown that
V B = VR2 +
where:
G
L
V B
VR2
R d
R t
is the effective transconductance of transistor circuitry in
Region II,
is the battery voltage,
is the reference voltage for voltage/temperature circuit,
is the constant resistance, and
is the resistance of the temperature-sensitive resistor with
a negative temperature coefficient.
As the battery temperature increases, Rt decreases thereby reducing the value
of V B at which the circuit will regulate.
(3) Region iII Operation
In Region IH, the charge controller operates as a constant
current regulator in essentially the same manner as in Region I with the excep-
tion that the regulated current is the trickle charge current. There are two
conditions which could lead to operation in Region Ill. The first condition would
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occur in RegionII operation if battery voltage and temperature conditions forced
the voltage/temperature circuit to reduce charging current to the trickle charge
limit. The secondconditions would occur should the battery pack temperature
rise to the high temperature limit indicated in Figure t20. In this case, the
circuitry designedto detect this high temperature condition would immediately
reduce or cut-out charge current to the trickle rate. Shouldthe temperature
decrease by a small, predictable amount, the charge current will be returned or
cut-in to a level determined by the current regulator and the voltage/temperature
sensing circuits. If, after the higher charge current level is restored, battery
dissipation could be high enough to cause the high temperature limit to be reached,
a cyclical condition might be established. Essentially, in this mode of operation,
the charge controller acts as a temperature regulator and controls battery power
dissipation in order to regulate battery temperature. Charge controller operation
in this mode is described in Figure 124. In Figure 124, the battery temperature
is sensed by thermistor, T, and resistor, R S, which act as a half-bridge.
- 24.5V BUS
T B
V T
R
S
SCHMITT_
TRIGGER
CURRENT
REGULATOR
6!
v B
Figure 124. Charge Current Operation in Region III
(High Temperature Limit Mode)
The voltage, V T, reaches the trip level of the Schmitt trigger at the high battery
temperature due to the negative temperature co-efficient of the thermistor. At
the trip level, the Schmitt trigger delivers a step current to the current regulator
which causes the battery current, IB, to be reduced to the trickle charge level.
As the battery temperature decreases, V t will decrease by an amount equal to
the hysteresis of the Schmitt trigger. Upon reaching the lower trip level, the
trigger will change state and allow the current regulator to charge the battery at
the normal rate.
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(4) Regional Transitions
As has been established in the foregoing discussion, the
transition from one operating region to another is afforded by changes in the
operating mode of the charge controller system. The basic operating mode is
regulation of charge current. All transitions are accomplished by causing a
reduction in the level of regulated current as a function of signal inputs to the
current regulator from the high temperature sensing circuits and/or the voltage/
temperature sensing circuits. The nature of these signals is a voltage level
shift from a high impedance point which is OR-gated into the appropriate current
regulator input and which is derived from each of the sensing circuits. As indi-
cated in Figure 119, the sensing signal inputs modify the feedback ratio of the
current regulator in order to affect a change in the battery current.
b. TELEMETRY CIRCUITS
The nominal analog signals provided by the battery module elec-
tronics to the spacecraft telemetry subsystem is indicated in Table 28.
TABLE 28. ANALOG SIGNAL INPUT TO TELEMETRY SUBSYSTEM
Parameter Monitored
Battery Voltage
Battery Temperature
Battery Charge Current
Battery Discharge Current
Parameter Range
-20 to-40 volts
I I U _ _0 m _ AO _
0 tol.2 amps
0 to 2.4 amps
Nominal Telemetry
Signal Range ( volts )
0 to -6
-! to -6
-0.5 to -6
-0.5 to -6
¢. GROUND COMMANDS
To provide protection against various possible failure modes and
to permit flexibility of load programming, two ground commands are included.
One command protects against failure in the temperature and voltage circuits
by providing a trickle charge override; mechanization of this sceme is shown in
Figure 125. The trickle charge override, derived from the electronics module,
disables the temperature- and voltage-sensing circuits at+be point of connection
to the current regulator loop by merely blocking the outputs of these circuits.
This disable mode will be in effect as long as the unregulated bus voltage is
maintained at this control input.
The function of the second ground command is to disconnect a battery from the
subsystem. There are sixteen commands available for this purpose (two for
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each battery module) so that individual batteries may be removed and reconnected
as required; mechanization of this scheme is shown in Figure 126. In this mode,
the ground command signal, via the electronics module, activates a relay with
two sets of parallel contacts in series with the battery. The relay disconnects
the negative terminal of the battery, from the subsystem. This disconnect mode
will be in effect until another ground command is sent to switch the relay contacts
back to their original position. Only the V/T sensing arm and the battery voltage
telemetry sensing arm will remain connected to the battery during the disconnect
mode. These two circuits are resistive voltage dividers with very small power
dissipation levels.
COMMAND I CHARGE I |
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TO.V U
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U
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IN R.A 
I
IOVERRIDE
,I
Figure 125. Trickle Charge Override Functional Diagram
d° BATTERY TEMPERATURE SENSING
Storage cell temperatures are sensed for the following functions:
(1) Battery temperature telemetry
(2) Battery voltage/temperature charge control
(3) Battery high-temperature charge cut-off
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One temperature sensor is used for each of the three functions. The normal
failure mode for the temperature sensor is an open. However, the circuit con-
figurations of functions (2) and (3) are such *_* if *_ se_ opens, the battery
will remain subjected to normal charge rate.
The locations of the thermistors for the Nimbus B battery module are maintained
identical to the Nimbus-C battery module, but the specific use of each thermistor
will be as indicated in Table 29.
TABLE 29. THERMISTOR LOCATION AND USE
Location
Cell No.
19
12
5
Expected Comparative
Temperature
Highest Cell Temp.
Average Cell Temp.
Lowest Cell Temp.
Thermistor Use
High Temperature Charge Cutoff
Voltage Limiting Charge
Regulator
Temperature Telemetry
163
It should be noted that the telemetry temperature is expected to represent the
lowest cell temperature, Tests indicate that the average will be 2_C to 3°C higher.
3. Circuit Operation
a. BATTERY CHARGE CONTROLLER
(1 ) Current Regulator
Figure 127 is a schematic diagram of the current regulator.
Transistor Q6, a dual PNP transistor, forms a differential amplifier which com-
pares the reference voltage developed by zener diode VRz with the voltage output
from a current-to-voltage transducer. The operation of the current-to-voltage
transducer (QI, Q2, Q3 and associated components) is identical with that of the
battery charge and discharge telemetry circuits. Refer to Paragraph b, below
for the theory of operation of the telemetry circuits.
Transistor Q5, serves to modify the current-to-voltage transducer ratio when
signal inputs are present from either the voltage/temperature circuit or high
temperature cutoff circuit. Transistor Q5 is operated in saturation when no in-
puts are present. Injection of a signal current into the base circuit of Q5 modi-
fies the effective load resistance of the current-to-voltage transducer thereby
changing its transformation ratio. Diode CR3 prevents excessive reverse biasing
of the base-emitter junction of Q5.
Transistor Q4 and its associated components provide trickle charge override
capability for the current regulator. Upon the injection of an unregulated bus
voltage signal via ground command, transistor Q4 is driven into saturation,
inhibiting any signal from the voltage/temperature circuit and M-temperature
cutoff circuit. This prevents both circuits from placing the current regulator
into a trickle charge mode. Relay KI is incorporated in series with each
battery so that any battery can be disconnected from the circuit via ground
commands.
(2) Battery Voltage/Temperature Regulation
A schematic diagram of the battery voltage temperature
circuit is shown in Figure 128. The circuit consists of a differential amplifier
whose inputs are a reference voltage provided by a temperature-compensated
zener diode VR1; and a voltage proportional to battery voltage and temperature
derived from the R14, RI5, R16 and R(T) voltage divider. The output of the
amplifier is a current proportional to the difference in the two input voltages.
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Minimum drift is achieved by the use of the temperature-compensated zener diode,
VR1, dual packaged transistors QI, Q2 and Q3, high stability resistors in the
sensing arms, and the symmetrical arrangement used throughout, up to and
including the output stage. Resistor R1 also aids in drift stabilization by match-
ing the source impedances of the reference and the signal.
An adjustment is provided by RI7 to allow initial inaccuracies due to zener diode
and resistor initial tolerances to be compensated. Protection of the transistors
against excessive reverse bias of the base-emitter junctions of Q1-B, Q2-B and
Q3-B is provided by diodes CR1, CR2, and CR3.
(3) High Temperature Cutoff
A schematic diagram of the high temperature cutoff circuits
is shown in Figure 129.
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Figure 129. High Temperature Cutoff Circuit Schematic
The battery temperature is sensed by the thermistor R(T) which is mounted on
battery cell No. 19. The Schmitt trigger trip level (V T) is reached at the
specified high battery temperature (51.7 ± 2.8°C) due to the negative temperature
coefficient of the thermistor. At the trip level, the Schmitt trigger delivers a
step current to the current regulator which causes the battery current, IB, to be
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reduced to the trickle charge level. As the battery temperature decreases, V T
will decrease by an amount equal to the hysteresis of the Schmitt trigger.
Upon reaching the lower trip level, the trigger will change state and allow the
current regulator to charge the battery at the normal rate.
b. BATTERY TELEMETRY CIRCUITS
(1) Battery Charge and Discharge Current Telemetry
A schematic diagram of the battery charge/discharge
current telemetry circuit is shown in Figure 130. Only the charge current tele-
metry circuit will be discussed since its operation is identical with that of the
discharge current telemetry circuit.
Referring to Figure 130, the circuit can be divided into three major sections
as follows:
(1) Current sensing resistors R20 and R21.
(2) DC amplifier (Q4, Q5 and associated components).
(3) Bias source (Q1 and associated components), and
The use of R20 and R21 in parallel reduces the probability of losing the ability to
charge the batteries.
Transistor Q4B amplifies the voltage drop developed across the current sensing
resistors R20 and R21 to produce a telemetry signal ranging from a nominal -0.5
volt to -6.0 volts (corresponding to 0 to 1.2 amperes charge current). Re-
sistors R22 and R27 stabilize the voltage gain through degeneration. Resistors
R23 and R26 are used to reduce the error in telemetry output voltage caused by
battery voltage variations. As can be seen from the collector characteristics of
Q4 (2N2060), the collector current is not entirely independent of collector voltage
but tends to increase slightly with increase in applied voltage. This effect is
compensated for by modifying the bias on Q4 in a manner that reduces the
collector current as collector voltage increases.
Resistor R17 aids in developing a constant voltage source at the base of Q4-B.
The temperature characteristic of Q4Bt V_ _ is virtually identical to that of
Q4A( VBE ) ; resulting in the bias voltage a_-Q'4A tracking variations in Q4B
with changes in ambient temperature.
169/170
TO BATTERY
DISCHARGE
TERMINAL
VRI
USN IN938B
-24.5V
RIO
1.2 .('L
lOW
R9
R8 O. 2 .n.
63.4 I0 W
I00 RII
I/2 W 118
:RI2
,51 .IK
RI R5, ' R6
8870 3240 : 19.6K
R2
15.4K
'-I- RETURN
_QI R3
332
I/4 W
v.2_USNIN938B
9V
CRI
1 I _"
RI3<_
137K _>
Q3
-- _ _ N2060
R]4
681
R4 ' RI6
2350 2940
RI5
4320
BATTERY
DISCHARGE CURRENT
TELEMETRY CIRCUIT
1
I
I
I
I
I BATTERY
DISCONNECT
I
I
I
I
I
I
_ VDT/M
T/M
-- GND
RI7 ,
5240
L
VB (-26V TO-36V)
R24_
2350
RIB
63.4
R20
0.4
lOW
R21
0.4 ..fL
ION
E RI9
' I00
I/2w
Q4
2N2060
i
R[8
19.6K
CR
2N2060.=.-.--- _
BATTI
CHARGE CU
TELEMETRY
(?/
R22
118
R26
157K
125 _ R 27
8128 i 4320
2940
: RY
_RENT
iCIRCUIT
CHARGE REGULATORSERIES ELEMENT
i
ARRAY
(-29V TO -59V)
+
VCT/M
T/M
GND
-6
--5
[-- --4
.J
0
>
¢'_-2
--I
I'- --4
.J
0
>
TYPICAL CURVES
0.4 0.8 1.2 1.6 2 2.4
DISCHARGE CURRENT
(AMPS)
--I
0 0.2 0.4 0.6 0.8 I .0
CHARGE CURRENT
(AMPS)
1.2
Figure i30. Battery Charge and Dis-
charge Current Telemetry
Circuit Characteristic and
Schematic Diagram
(2) Battery Temperature Telemetry
A schematic diagram of the battery temperature telemetry
circuit is shown in Figure 131. The thermistor R(T), shown in the schematic,
is mounted on battery cell No. 5. Any change in battery temperature causes a
change in the output voltage across R3.
(3) Battery Voltage Telemetry
The battery voltage telemetry circuit, shown in Figure 132.
provides for direct sensing of the battery voltage and also provides an isolated
signal output return which may be connected to the encoder signal ground at any
point without interference due to power ground currents.
The circuit was designed so that the battery voltage range of 20 to 40 volts could
be telemetered at 0 to 6 volts. There is no output across R4 until the voltage to
be telemetered exceeds the reference voltage at the base of Q1. The voltage
across R3 establishes an emitter current in Q1B which for large values of current
gain equals the collector current. Since the collector current is essentially inde-
pendent of collector voltage, the output appearing across R4 will be independent
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of voltages between the power ground and the telemetry encoder ground. The
capacitor across R4 reduces any high frequency noise which might appear in the
output. QIA is connected in such a manner as to concel temperature variations
in VBE of QIB.
4. Circuit Performance
a. BATTERY CHARGE CONTROL
(1) Performance Limits
(a) Normal Charge Current:
(b) Trickle Charge Current:
(c} High Temperature Limit:
(d) High Temperature Detection
Circuit Hysteresis:
(e) Battery Voltage/Temperature
Detection Band:
I. 1 ± 0. I amperes
0. 150 ± 0. 050 amperes
51.7 ± 2.8°C
2.6 ± 2.4°C
See Figure 122
(2) Laboratory Performance
(a) Normal Charge Current:
(b) Trickle Charge Current:
(c) High Temperature Limit:
(d) High Temperature Detection
Circuit Hysteresis:
(e) Battery Voltage/Tempe rature
Detection Band:
See Figure 133
See Figure 133
51.0°C
2°C
See Figures 134 and 135
The high temperature limit
lating the thermistor value
consistent.
was initially tested with a precision resistor simu-
at the upper trip level. The test data was very
Subsequently, the high temperature limit level was emperically obtained using
the actual circuit thermistors. The Schmitt trigger was tripped several times
to determine the consistency of the upper trip point and hysteresis.
The battery voltage/temperature detection band shown in Figure i35 was obtained
by using precision resistors to simulate the thermistor value at temperatures of
-10°C, +5°C, +25°C, +35°C, and +50_C. Table 30 gives the resistor value used in
the testing and the end-of-life limits on the actual thermistor.
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TABLE 30. SIMULATED THERMISTOR VALUE USED IN TESTING
Temperature
(°c)
-10
+5
+25
+35
+50
Resistor Used To
Simulate Thermistor
In Test (ohms)
27,500
12,750
5,000
3,244
1,790
Actual Thermistor Value ( ohms )
Minimum
26,904
12,544
4,933
3,217
1,776
Nominal
27,425
12,735
5,000
3,260
1,785
Maximum
29,956
12,926
5,067
3,303
1,821
(2) End-of-Life Performance
End-of-life performances of the charge control circuits are
expected to be within the performance limits.
b. BATTERY TELEMETRY CIRCUITS
(1) Performance Limits
(2)
(a) Battery Charge Current: ±2%
(b) Battery Discharge Current: _2%
(c) Battery Voltage Telemetry: +1%
(d) Battery Temperature
Telemetry: ±2_C
Laboratory Performance
Shown in Figures i36 through 141 are typical curves of the
batter_y charge and discharge current telemetry. The data was taken at the
battery voltage extremes of -26 and -36 volts, and circuit board tempera-
tures of -10°C, +25°C, and +60°C. (A plot of the battery current te!emetry at a
battery voltage of -36 volts is not given in Figures 136 through 141 since it is
nearly coincident with the plot for a battery voltage of -26 volts). Maximum
breadboard telemetry errors due to battery voltage extremes and temperature
extremes were 30 millivolts and 60 millivolts, respectively. Calibration of
these curves removes all of the beginning of life initial tolerances.
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Typical curves of the battery voltage telemetry circuit and battery temperature
telemetry circuit are shown in Figures 142 and 143, respectively.
(3) End-of-Life Performance
Expected end-of-life performance is given in Table 31.
TABLE 31. END-OF-LIFE TELEMETRY ERROR
Parameter
Battery
Temperature
Battery Charge
Current
Battery Discharge
Current
Battery Voltage
Degradation
Temperature
Removed by
calibration
C urve
Temperature
removed by
calibration
c urve
Temperature
removed by
calibration
c urve
Removed by
calibration
c urve
Aging
+ 2°C
± 2%
_: 1%
End-of-Life
* 2°C (i.e., the
temperature of cell
No. 5 will be monitored
at end of life to
within ± 2°C.
_- 2 % of full scale
_- 2 % of full scale
-_ 1% of full scale.
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SECTION IV
GROUND CHECKOUT EQUIPMENT
AND TEST DOCUMENTATION
A. GROUND CHECKOUT EQUIPMENT
1. Module Test Unit
a. GENERAL
The module test unit is a single rack assembly which will be
used to test the individual modules of the Nimbus-B power supply subsystem.
With proper programming, both a battery module and an electronics module can
be tested at the same time. In addition to a battery module tester and an elec-
tronics module tester, the rack houses three power supplies.
b. PHYSICAL DESCRIPTION
Figure 144 depicts the panel layout which is presently envisioned
for the battery module tester. There are two panel/chassis units associated
with this tester. The larger, top panel will contain the basic metering and
switching used in testing a battery module. A smaller panel, mounted below the
metering and switching panel will be divided into a solar array simulator section
and a battery and regulated bus simulator section.
Rack mounting space above the metering panel is available for mounting a digital
voltmeter. The digital voltmeter is not supplied with the equipment.
A connector mounting plate with provision for three connectors will be located
on the side of the test rack. It will provide electrical interconnect[on between
the battery module under test and the tester. All cables necessary to connect
the module to the tester will be supplied.
The electronics module tester will consist of two panel/chassis units mounted
directly below the battery module tester. The meter panel of the tester which
contains nine meters will be mounted directly above the tester control panel.
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Figure 144. Ground Checkout Equipment Battery
Module Tester Panel Layout
A connector mounting plate with provision for fourteen connectors will be located
on the side of the rack, below the storage module connector panel. It will pro-
vide electrical interconnection between the control module and the tester. All
cables necessary to connect the module to the tester will be supplied.
c. FUNCTIONAL OPERATION
func tions:
In general, the module test unit will be capable of the following
(1) Simulation of all command inputs,
(2) Calibration of all telemetry outputs,
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(3) Operation of the module under test in all of its operating
modes, and
(4) Monitor input and output voltages and currents.
Figure 146 shows the anticipated battery module functions that will be monitored
and the associated switching that will be utilized. The solar array simulator
and battery and regulated bus simulator controls are also depicted.
The nine meters located on the electronics module tester panel are presently
designated to measure the following functions:
(1) Unregulated voltage,
(2) Auxiliary regulator No. 1 voltage,
(3) Auxiliary regulator No. 2 voltage,
(4) Regulated voltage,
(5) Diode leakage,
( 6 ) Auxiliary regulator load current,
(7) 24. 5 V regulator load current,
(8) Solar array current, and
( 9 ) Shunt dissipator current.
The nine switches located at the bottom of the electronics module meter panel
will be utilized for battery diode leakage and matching tests. The electronics
module switching panel will provide switching of the following functions:
( 1 ) Solar array current and diode testing,
(2) -24. 5 V regulated load,
( 3 ) Trickle charge override,
(4) Fusing indicator,
(5) Impedance and transient test,
( 6 ) -24. 5 V regulator select,
(7) Auxiliary regulator load select,
(8) Shunt dissipator select, and
(9) Digital voltmeter.
In addition, 48 fuse indicators will provide monitoring of the electronics module
fuses. A series of test jacks will give access for direct measurement of inputs,
outputs and telementry information.
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2. Subsystem Test Unit
Since the subsystem test unit is presently in the initial stages of
design, only the general physical and functional characteristics of the unit are
described below.
The test unit is completely contained in two adjacent rack mounting cabinets.
The government furnished equipment that will be incorporated in the racks in-
clude an oscilloscope, Fluke voltmeter, and a solar simulator. The test unit
has provisions for monitoring the following functions:
( 1 ) Eight individual battery currents,
(2) Eight individual shunt regulator currents,
( 3 ) Total shunt regulator currents,
(4) -24. 5 V regulator current,
(5) -24. 5 V regulator voltage,
( 6 ) Unregulated bus voltage,
(7) Auxiliary regulator No. 1 voltage,
(8) Auxiliary regulator No. 2 voltage, and
(9) Provisions for readout of all telemetry functions.
In addition to a monitoring capability, provisions will be incorporated for sim-
ulating all command inputs to the power system. An adjustable load panel
capable of being programmed will simulate the power requirement of the space-
craft.
The subsystem test unit will also have interface compatibility with the Nimbus
battery tester. This particular interface arrangement will provide more accurate
load timing and, in addition, provide automatic data logging capability. Cabling
will be provided for connection of one complete power subsystem to the test unit.
Test circuit protection is provided by current limiting in all power supplies.
B. TEST DOCUMENTATION
During the last quarter, a test plan for the Nimbus-B power subsystem
was prepared and distributed for review. It is presently being rewritten to
cover existing material in greater detail and to include unit tests.
Outlines of the power subsystem test procedure and control unit test procedure
were prepared. These outlines are being revised and expanded as applicable
specifications are being completed and applied.
During the next quarter the test plans and test procedures will be completed.
Engineering model tests will be performed during this period.
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SECTION V
ENGINEERING RELIABILITY
A. PARTS PROGRAM AND RELIABILITY ESTIMATE
1. Introduction
The reliability parts program is conducted in support of the elec-
tronic portions of the Nimbus-B Power Supply Subsystem. The power supply
electronics specificalLy covered are the designs for the battery module and the
electronics module in effect on March 23, 1966. The solar array is not included,
nor are the Mod 3 modifications. Engineering Reliability is evaluating and up-
dating the parts program for the Mod 3 revisions. This effort will be covered
in the next quarterly report. The parts program consists of the following three
major tasks: Parts Selection and ControL; Parts Application Review; and Re-
liability Predictions and Coordination.
2. Parts Selection and Control
The standard parts listing (RCA Drawing No. 1846218)was prepared
primarily from the RCA Spacecraft Standards, MIL qualified parts, and parts
successfully used on ether space programs. Standardization was encouraged
and use of non-standard parts permitted only where the application precluded
the use of a standard part or where performance would otherwise be signifi-
cantly compromised. Non-standard part request and review procedures were
established and non-standard part data sheets identifying the part and explain-
ing its need, together with the procurement document, were submitted to NASA
for review and approval. A parts derating policy was established by Engineer-
ing Reliability as a design objective.
ALl semiconductors will be preconditioned in accordance with RCA Drawing No.
1721353. All other high usage parts wiLl be preconditioned in accordance with
RCA Drawing No. 1840339, Level 1, unless a preconditioning is normally per-
formed by the manufacturer as part of his "high reliability" product line or a
specific preconditioning procedure is invoked by the procurement document.
Procurement document and purchase order reviews and vendor coordination
are being conducted. ApproximateLy 24 procurement documents have been pre-
pared by Design and Engineering Reliability covering non-standard parts.
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Engineering Reliability conductedseveral vendor surveys in connection with
inductive components. This included informal design reviews with the vendor's
Engineering Department anda critique of materials, design factors and manu-
facturing processes.
3. Parts Application Review
a. PARTS COUNT
The total parts for the Nimbus-B power supply subsystem is
1843, of which 322 are non-standard, as shown in the following summary.
Component
Electronics Module
Battery Module
Each Module
Subtotal for eight modules
Subsystem Total
Quantity of
Parts
499
168
1344
1843
Quantity of
Non-Standard
Parts
130
24
192
322
b. NON-STANDARD PARTS
Non-standard parts comprise approximately 18 percent of the
total parts complement. The 322 non-standard parts are made up of 11 generic
part types for Mods 1, 2, and 3.
Eight submittals of Non-Standard Part Approval Sheets for diodes have been
made, and six have been approved. Eight drawings are required, of which six
have been approved.
Six submittals of Non-Standard Part Approval Sheets for transistors have been
made. Five sheets have been approved. Six drawings are required of which
five have been completed.
One submission of Non-Standard Part Approval Sheet for connectors have been
made, and one drawing has been completed.
Five submittals of Non-Standard Part Approval Sheets for resistors have been
made, and five drawings have been completed.
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Two submittals of Non-StandardPart Approval Sheetsfor filters have been
made, and are awaiting NASAapproval. Two drawings are being prepared.
Three submittals of Non-StandardPart Approval Sheetsfor inductors have been
made and approved. Three drawings are required of which onehas beencom-
pleted.
Onesubmittal of Non-StandardPart Approval Sheetfor fuses has been madeand
one drawing has beencompleted.
Two submittals of Non-StandardPart Approval Sheets for thermistors have
been made, and drawings have been completed.
Five submittals of Non-Standard Part Approval Sheetsfor capacitors have been
made, andof these, four have beenapproved. Five drawings are required of
which four are complete.
Two submittals of Non-StandardPart Approval Sheetsfor relays have been
made, and two drawings have beencompleted.
Three submittals of Non-StandardPart Approval Sheetsfor transformers have
been made, and three drawings are in process.
Co PARTS WORK SHEETS, STRESSANALYSIS AND FAILURE
RATE ASSIGNMENTS
The detailed parts worksheets itemized each part used by
circuit symbol, part type, vendor, rating, stress levels, and assigned failure
rate. Failure rate assignments were based on standard references, such as
the RCA Spacecraft Standards and the RCA DEP Defense Standards, Vol. 14
(Mil-Hdk-217), adjusted to reflect part preconditioning, vendor selection, and
prior usage and experiences.
A review of the parts application revealed eight instances of stress, all in the
electronics module, which on first review exceeded the derating policy. These
are presented in Table 32.
The Design Group was alerted about the above stress conditions for their review
and the designers have taken corrective steps where necessary.
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TABLE 32. PARTS IN ELECTRONICS MODULE WHICH
EXCEEDED STRESS DERATING LEVELS
Part Type
R77 (Bd A5)
Q45, Q49 (BdA6)
Stress Condition
Stressed at 52 percent of rated
VCE was stressed at 89
percent of rated.
Q60, Q61 (Harn.
Comp )
Q31, (BdA7)
C7, C8 (RFI Comp)
PC was stressed at 60
percent of rated.
PC was stressed at 100
percent of rated.
PC was stressed at 87
percent of rated.
High RMS current levels
Corrective Action
Not required
Transistor style was
changed and will be
heat-sunk.
Transistor will be
heat-sunk.
Transistor style was
changed and will be
heat-sunk.
Third capacitor to be
added for additional
current sharing.
4. Reliability Predictions
Reliability estimates for the Nimbus-B power supply subsystem
battery and electronics modules are based on the assigned failure rates and
parts count. Reliability estimates are made for both a 6-month and a 1-year
mission. A simplified reliability block diagram is presented in Figure 145.
However, for reasons noted later on, the one-year mission does not include the
battery ceil portion of the battery module.
A summary of failure rates and survival probabilities is presented in Table 33.
For this analysis, failure rates for circuits and circuit elements located in
special boxes, such as the RFI and harness compartments, because of their
weight, heat-sink requirements, or packaging efficiency are part of the esti-
mated failure rates for the respective special boxes. These special boxes are
considered as serial elements in the analysis. An exception, however, exists
for those parts which are part of redundant circuits, such as the PWM regulator,
which are mounted in the RFI and harness compartments. Their failure rates
are included with the PWM regulator and battery module failure rates in order
to permit the necessary redundancy considerations.
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TABLE 33. SUMMARY OF FAILURE RATES AND
PROBABILITY OF SURVIVAL (Ps)
Box Failure
Rate Symbol
_. (1-8)
X9
)_I0
11
12
_. 13 (a)
X 13 (b)
_. 14
X 15
_. 16
Component
Batt. Elec. Mods.
(Excl. of cells )
Fuse Bds
Aux. Reg. 1 and 2
Shunt Regulator
Bus Comparator
PWM Regulator
RFI Compartment
RFI Compartment
Harness Compartment
C onnec tors
Single Battery Pack
Failure Rate
( percent per
1000 hrs )
6.0024
0.1600
0.0744
0.3025
0.1475
0.1092
0.1979
0.1979
0.1334
0.9610
Total 8.1970
Probability of Survival ( Ps )
6 months
( 4400 hrs )
0.7680
0.9930
0. 9967
0.9867
0. 9935
0.9952
0.9913
0.9913
0.9941
0,9585
0.9999
12 months
(8800 hrs)
0.5896
0.9859
0.9935
0.9734
0.9870
0.9904
0.9826
0.9826
0.9881
0.9190
*The normal battery failure mechanism is "wear-out" and follows a normal
distribution. Within the expected mission duration, only probability of
"wear-out" has been considered.
Each of the eight Nimbus-B power supply batteries consists of 23, series-con-
nected, nickel cadmium cells. Cycle lifetesting performed by N. A. D. -Crane
on GE Nimbus type cells, provides a basis for extrapolating the Mean Cycles to
Failure (p.)at a 15-percentdepth ofdischarge, i Battery failure is defined as an
end-of-discharge voltage of less than 26.5 volts. A 14-percent depth of discharge
is considered a "worst-case" conditionfor the 8-module configuration. The
following tabulationsummarizes extrapolated mean cycle lifeas a function of
battery temperature. The tests are stillunderway, and subsequent reviews
will provide more accurate estimates of mean cycle lifeand variance.
1 Quarterly Report No. 2
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Temperature
(°C)
10
20
30
40
45
MeanBattery Life
(_) (cycles)
5700
5500
5250
4300
4150
Based on nominal battery temperatures of 25°C monitored on the flight of Nimbus
I, an interpolated mean life of 5400cycles is used for estimating the battery
packagereliability.
The Crane data summarized in the Quarterly Report No. 2 did not include the
raw data from which a standard deviation could be calculated. For lack of
specific test data on the batteries in question, and using data from other source
material covering nickel-cadmium (Ni-Cd) cells of various manufacture as a
guide, a standard deviation of 540cycles (10 percent of the estimated p. of 5400
cycles ) was adopted as a means of estimating battery reliability. It should be
noted that these limitations and assumptions will limit the precision of the pre-
dictions, particularly for the 12-month mission where the actual number of
cycles approaches the extrapolated mean cycle life. Consequently, th_ relia-
bility predictions for the 12-month period does not include the battery package
reliability.
Using a cycle rate of 14 cycles per day, there will be approximately 2500 cycles
in the 6-month mission. Using the estimated normal distribution parameters,
Z = /3.-_._X= 5400- 2500_5
540
where
Z is the number of standard deviations removed from the
population mean,
is the mean cycle life,
X is the mission cycles, and
is the standard deviation.
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From cumulative normaLdistribution tables, the probability that a battery cy-
cled 2500times (Z_5) will survive is 0. 9999.
The probability of successconsidering PWM redundancyandpermitting the Loss
of one battery module was estimated for 6- and 12-month periods for the power
subsystem recognizing the PWM redundant configuration and the tolerance of the
subsystem to the Loss of no more than one out of the eight battery modules. The
battery module may faiL in any mode and will be isolated by a module disconnect
reLay. For the purpose of this analysis, the ground disconnect command is as-
sumed to be made avaiLabLe to the disconnect relay in the Nimbus-B power sup-
pLy with 100 percent assurance.
For the 6-month mission the probabiLity of no more than one battery module
failure out of the eight modules is defined by
where
PBM = p8 + 8pTQ
P is the product of reliability of single battery module and the
reliability of a single battery pack, and
Q is the un-reLiability of the battery module (1-P).
For this mission P is 0.9669 (0. 9670 × 0. 9999), Q _" 0.0331 (1-0.9669); there-
fore, PBMiS 0.9774 (0.7674+8 ×0.7932× 0.0331).
The probility, Ps of subsystem survival is defined by
PS = PBM pgpto PtiPt2P13RPt4P15Pt6"
Therefore,
PS = (0.9774) (0.9930) (0. 9967 ) (0. 9867 ) (0. 9935) (0. 9999 ) (0.9913)
(0.9941) (0. 9585 )
PS = 0.897.
For the 12-month mission (not incLuding the battery package ) the reLiabiLity,
P, of a single battery module is 0.9361, and the un-reliabiLity Q, of battery
module is 0.0639.
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The probability of at least seven modules surviving, is defined by
Therefore,
PBM = p8 + 8pTQ
PBM = 0.5998 + (8) (0.6394) (0.0639)
The probability, PS' of subsystem survival is
PS = PBM PgPt °Ptl Pi2Pt3RPt4PtsPt6"
Therefore,
PS =
PS =
5.
= 0.9267
(0.9267) (0.9859)(0.9935)(0.9734)(0.9870)(0.9999)(0.9826)
(0.9881) (0.9190)
0.778
Conclusions
All parts have been carefully selected, and are conservat_ely stressed
within their ratings, and within the Nimbus Parts Derating Policy. This, to-
gether with the preconditioning invoked on semiconductors and high usage parts,
and other parts control measures, provides for reliable Nimbus-B power supply
parts usage.
No contractual reliability requirement has been assigned to the power supply
electronics modules. The reliability estimates presented in this report are in-
tended as base line estimates for inclusion in any overall spacecraft mission
evaluation.
As would be expected, the system with eight battery modules have the greatest
influence on subsystem reliability. The battery package reliability is particu-
larly significant for the 12-month mission.
FAILURE MODE EFFECT AND CRITICALITY
ANALYSIS
Bo
1. Introduction
The Failure Mode Effect (FME) and Criticality Analysis for the
Nimbus-B Power Supply further updates the analyses given in Quarterly
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Report No. 2 and covers all design modifications up to Mod 3.
The detailed FME Analysis is contained in a separate report that was reviewed
by design engineering and then presented to NASA. This analysis was performed
as task 3 of the Engineering Reliability Program Plan ERI511 revision I, dated
10/12/65.
2. Failure Categories
Three failure categories are used:
(1) Failures serious enough to cause mission abort;
(2) Failures serious enough to cause Loss of one or more
battery modules, or severe restriction of mission, but
not mission abort; and
(3) Failures that can be rectified by use of inherent features
built in the SC power system, or failures that have no
serious effect on the overall mission.
3. Failure Rates
Because the parts application program and stress analysis
were undertaken on a concurrent basis with the FaiLure Modes and Effect
Analysis, the precise failure rate which represents individual parts stress was
not available.
Consequently, as has been the practice on other programs, such as HDRSS,
average failure rates, based on Spacecraft Standard Failures Rates multiplied
by appropriate K-factors were used. The subject K-factors have been derived
from AED space history and experience.
For the purposes of this report, the use of these average failure rates is con-
sidered sufficiently accurate.
4. Conclusions and Recommendations
Failure Category No. 1, which includes failures serious enough to
cause Loss of mission, has a failure rate (FR) of 158 × 10 -8 failures per hour
and represents 19.8 percent of the total system failure rate.
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Failure Category No. 2, which includes failures serious enoughto cause loss of
one Nimbus-B battery modulehas 281× 10-8 failures per hour and represents
35.2 percent of the total system failure rate.
Failure Category No. 3 (a 360× 10-8-failure-per-hour rate ) represents 45 percent
of thetotal system failure rate. These failures are not capable of causing system
degradation. The large percentageof failures in this category represent parts
in the two PWM regulator redundant sections that are switched out of the circuit
when a failure occurs.
The nature of the Nimbus-B power supply subsystemdesign is such that certain
failures can occur in that portion of the circuit that is an "operational stand-by",
but these same failures will not show their effect until the stand-by circuit is
commandedto switch over.
This type of failure would fall in Category No. 1 if switch over was prevented
when needed, and Category No. 3 if switch over capability fails but is not needed.
The following specific areas in the Nimbus-B power supply system were found to
require additional attention:
a. AUXILIARY REGULATOR NO. 1 AND NO. 2
As a result of the circuit discussion, the following circuit
changes in the auxiliary regulator No. i and No. 2 circuits were initiated. Pre
viously, regulator No. 1 was used to feed telemetry and all PWM regulator supply
control circuitry. Under this condition, a failure of auxiliary regulator No. 1
could cause loss of telemetry data as well as failure to have a switch-over capa-
bility for the PWM section. Now, the auxiliary regulators No. 1 and No. 2 are
OR-gated together, and diode-disconnected from the supply control bus and the
supply control clock receivers which use them for a back-up when the supply
control bus voltage falls below -23.5 volts.
b. FAILURE OF OUTPUT STATE OF PWM REGULATOR
The PWM regulator inhibit signal is applied to cut-off the PWM
regulator final stage before Ki and K2 relay contacts are opened and switched over to
the unused redundant PWM section. If a collector-to-emitter short occurs in the
output transistor section of the PWM regulator, the output stage is turned on
hard, the spacecraft bus voltage goes above 26 volts, and the voltage comparator
initiates a PWM regulator switch-over under a D-C high current condition. This
may burn closed relay contacts that were intended to be opened under a no load
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(inhibited} condition. This effect is compensatedby the high current rating of
the subject relay.
c. AUXILIARY REGULATOR FEED LINE CHANGE
Engineering changes included the OR-gating of both auxiliary
regulators. This enables all internal power supply circuitry requiring auxiliary
regulator power to continue operation in the event of one auxiliary regulator
failing in a shorted or reduced output mode.
d. SHUNT REGULATOR
The regulator amplifier drives eight diode-disconnected
transistors in parallel. The possibility of a single failure of any one transistor,
causing the common ampLifier to be loaded down even when an isolation diode was
used, was discussed. It was decided that ground commanded relays for switching
out the failed shunt regulator dissipator stage in a given module wilL be included
in the design.
e. TRICKLE CHARGE OVERRIDE RELAY
The output signal switched by this relay, which is powered
from the supply control command subsystem was orginally taken from the -23.5-
volt output of auxiliary regulator No. 2. It is now taken from the unregulated
bus through a current limiting resistor. Dependence on auxiliary regulator No. 2
is now eliminated, as trickle charge override signals depend only on the supply
control bus, and now are still effective if auxiliary regulator No. 1 should fail.
f. FLIP-FLOP FAILURE IN RBC
I
A flip-flop failure will prevent switch-over. The RBC
flip-flops are in the series with the ground command override function. A flip-
flop failure, therefore, precludes the possibility of regulator switching by either
ground command or the normal RBC signal. The same thing holds true for the
relays and relay drive circuitry. It is not possible to override these circuits
unless an equivalent amount of circuit complexity is included. It then becomes
a trade-off between the additional complexity and inherent failure modes of the
additional circuitry, and the probability that both a PWM regulator and a flip-flop
or relay will fail before switch-over occurs.
This type of trade-off consideration would result in a change in scope and could
be considered for future equipment.
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APPENDIX
DEFINITIONS OF TERMS ASSOCIATED
WITH TELEMETRY
Conformity:
Linearity:
The fidelity of the relationship between the actual function charac-
teristic and the theoretical function characteristic. (See Figure A-1. )
A specific type of conformity where the theoretical function charac-
teristic is a straight line. (See Figure A-I.)
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Figure A-1. Representation of Conformity or Linearity
Terminal-Based Linearity: The maximum deviation, expressed as a percent,
of the actual function characteristic from a straight reference line
drawn through its end points. (See Figure A-2.)
Zero-Based Linearity" The maximum deviation, expressed as a percent, of the
actual function characteristic from a straight reference line drawn
from the origin through the characteristic and rotated to minimize
the maximum deviations. (See Figure A-3.)
1. "Electromechanical Design," Systems Designer's Handbook, July 1965,
pp. 5-6.
2. I-RIG Telemetry Standards, June 1962.
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Figure A-2. Representation of Termirml-Based Linearity
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Figure A-3. Representation of Zero-Based Linearity
Independent Linearity: The maximum deviation, expressed as a percent, of the
actual function characteristic from a straight reference line drawn with its slope
and position chosen to minimize the maximum deviations (best straight line).
(See Figure A-4.)
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Figure A-4. Representation of Independent Linearity
The extent to which a measured or enumerated value differs from
the true value.
The extent to which a set of measurements or observations conform
to their own mean, as frequently measured by the standard devia-
tion.
The ability of a system to retain its specified performance; how the
accuracy varies with conditions.
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